GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/system76/adl-p: Disable SATA DevSlp 

After changing EC detection of S0ix from CPU_C10_GATE# to SLP_S0# in
system76/ec@cc3effb6a4 ("board/system76/common: use SLP_S0# pin for
modern standby detection"), DevSlp blocks suspend entry. Disable it
until it is fixed.

Change-Id: I586245ebf9f9d5ad08f6745a450411f194a661da
Signed-off-by: Tim Crawford <tcrawford@system76.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/70100
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Jeremy Soller <jeremy@system76.com>
This commit is contained in:
Tim Crawford 2022-11-28 09:30:23 -07:00 committed by Felix Held
parent fa2c118af4
commit 976050113e
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/mainboard/system76/adl-p/devicetree.cb
View File

@ -73,7 +73,8 @@ chip soc/intel/alderlake
device ref sata on device ref sata on
register "sata_salp_support" = "1" register "sata_salp_support" = "1"
register "sata_ports_enable[1]" = "1" # SSD1 register "sata_ports_enable[1]" = "1" # SSD1
register "sata_ports_dev_slp[1]" = "1" # GPP_H12 (SATA1_DEVSLP1) # FIXME: DevSlp breaks S0ix
#register "sata_ports_dev_slp[1]" = "1" # GPP_H12 (SATA1_DEVSLP1)
end end
device ref pch_espi on device ref pch_espi on
register "gen1_dec" = "0x00040069" # EC PM channel register "gen1_dec" = "0x00040069" # EC PM channel