Move CAR settings to board config for socket 940 boards.

For the a number of the socket 940 based machines, I collapsed their CAR
configurations into the socket config.

However, I have kept a number of overrides in place for the following
machines:
* broadcom/blast
* ibm/e32{5,6}
* newisys/khepri
* sunw/ultra40
* tyan/s488{0,2}

These machines used different setting than the defaults for socket 940
systems.

Signed-off-by: Warren Turkal <wt@penguintechs.org>
Acked-by: Peter Stuge <peter@stuge.se>

git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5883 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Warren Turkal 2010-09-30 03:35:00 +00:00
parent 7a59a44e17
commit 98a8c0ca7f
13 changed files with 24 additions and 71 deletions

View File

@ -1,31 +1,9 @@
config CPU_AMD_MODEL_FXX config CPU_AMD_MODEL_FXX
bool bool
select CACHE_AS_RAM
select MMX select MMX
select SSE select SSE
select SSE2 select SSE2
config CPU_ADDR_BITS
int
default 40
depends on CPU_AMD_MODEL_FXX
config DCACHE_RAM_BASE
hex
default 0xc8000
depends on CPU_AMD_MODEL_FXX
config DCACHE_RAM_SIZE
hex
default 0x08000
depends on CPU_AMD_MODEL_FXX
config DCACHE_RAM_GLOBAL_VAR_SIZE
hex
default 0x01000
depends on CPU_AMD_MODEL_FXX
config UDELAY_IO config UDELAY_IO
bool bool
default n default n

View File

@ -1,14 +1,36 @@
config CPU_AMD_SOCKET_940 config CPU_AMD_SOCKET_940
bool bool
if CPU_AMD_SOCKET_940
config SOCKET_SPECIFIC_OPTIONS
def_bool y
select K8_HT_FREQ_1G_SUPPORT select K8_HT_FREQ_1G_SUPPORT
select CPU_AMD_MODEL_FXX select CPU_AMD_MODEL_FXX
select CACHE_AS_RAM
config CPU_SOCKET_TYPE config CPU_SOCKET_TYPE
hex hex
default 0x0 default 0x0
depends on CPU_AMD_SOCKET_940
config DIMM_SUPPORT config DIMM_SUPPORT
hex hex
default 0x108 default 0x108
depends on CPU_AMD_SOCKET_940
config CPU_ADDR_BITS
int
default 40
config DCACHE_RAM_BASE
hex
default 0xc8000
config DCACHE_RAM_SIZE
hex
default 0x08000
config DCACHE_RAM_GLOBAL_VAR_SIZE
hex
default 0x01000
endif # CPU_AMD_SOCKET_940

View File

@ -12,7 +12,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select HAVE_PIRQ_TABLE select HAVE_PIRQ_TABLE
select HAVE_OPTION_TABLE select HAVE_OPTION_TABLE
select HAVE_MP_TABLE select HAVE_MP_TABLE
select CACHE_AS_RAM
select HAVE_HARD_RESET select HAVE_HARD_RESET
select SB_HT_CHAIN_UNITID_OFFSET_ONLY select SB_HT_CHAIN_UNITID_OFFSET_ONLY
select BOARD_ROMSIZE_KB_512 select BOARD_ROMSIZE_KB_512

View File

@ -13,7 +13,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select HAVE_OPTION_TABLE select HAVE_OPTION_TABLE
select HAVE_PIRQ_TABLE select HAVE_PIRQ_TABLE
select HAVE_MP_TABLE select HAVE_MP_TABLE
select CACHE_AS_RAM
select HAVE_HARD_RESET select HAVE_HARD_RESET
select BOARD_ROMSIZE_KB_512 select BOARD_ROMSIZE_KB_512
select SB_HT_CHAIN_UNITID_OFFSET_ONLY select SB_HT_CHAIN_UNITID_OFFSET_ONLY

View File

@ -12,7 +12,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select HAVE_OPTION_TABLE select HAVE_OPTION_TABLE
select HAVE_PIRQ_TABLE select HAVE_PIRQ_TABLE
select HAVE_MP_TABLE select HAVE_MP_TABLE
select CACHE_AS_RAM
select HAVE_HARD_RESET select HAVE_HARD_RESET
select SB_HT_CHAIN_UNITID_OFFSET_ONLY select SB_HT_CHAIN_UNITID_OFFSET_ONLY
select WAIT_BEFORE_CPUS_INIT select WAIT_BEFORE_CPUS_INIT

View File

@ -12,7 +12,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select HAVE_OPTION_TABLE select HAVE_OPTION_TABLE
select HAVE_PIRQ_TABLE select HAVE_PIRQ_TABLE
select HAVE_MP_TABLE select HAVE_MP_TABLE
select CACHE_AS_RAM
select HAVE_HARD_RESET select HAVE_HARD_RESET
select SB_HT_CHAIN_UNITID_OFFSET_ONLY select SB_HT_CHAIN_UNITID_OFFSET_ONLY
select WAIT_BEFORE_CPUS_INIT select WAIT_BEFORE_CPUS_INIT

View File

@ -14,7 +14,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select HAVE_OPTION_TABLE select HAVE_OPTION_TABLE
select HAVE_PIRQ_TABLE select HAVE_PIRQ_TABLE
select HAVE_MP_TABLE select HAVE_MP_TABLE
select CACHE_AS_RAM
select HAVE_HARD_RESET select HAVE_HARD_RESET
select LIFT_BSP_APIC_ID select LIFT_BSP_APIC_ID
select SB_HT_CHAIN_UNITID_OFFSET_ONLY select SB_HT_CHAIN_UNITID_OFFSET_ONLY
@ -26,18 +25,6 @@ config MAINBOARD_DIR
string string
default iwill/dk8_htx default iwill/dk8_htx
config DCACHE_RAM_BASE
hex
default 0xc8000
config DCACHE_RAM_SIZE
hex
default 0x08000
config DCACHE_RAM_GLOBAL_VAR_SIZE
hex
default 0x01000
config APIC_ID_OFFSET config APIC_ID_OFFSET
hex hex
default 0x10 default 0x10

View File

@ -12,7 +12,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select HAVE_PIRQ_TABLE select HAVE_PIRQ_TABLE
select HAVE_OPTION_TABLE select HAVE_OPTION_TABLE
select HAVE_MP_TABLE select HAVE_MP_TABLE
select CACHE_AS_RAM
select HAVE_HARD_RESET select HAVE_HARD_RESET
select SB_HT_CHAIN_UNITID_OFFSET_ONLY select SB_HT_CHAIN_UNITID_OFFSET_ONLY
select WAIT_BEFORE_CPUS_INIT select WAIT_BEFORE_CPUS_INIT
@ -23,18 +22,6 @@ config MAINBOARD_DIR
string string
default iwill/dk8s2 default iwill/dk8s2
config DCACHE_RAM_BASE
hex
default 0xc8000
config DCACHE_RAM_SIZE
hex
default 0x08000
config DCACHE_RAM_GLOBAL_VAR_SIZE
hex
default 0x01000
config APIC_ID_OFFSET config APIC_ID_OFFSET
hex hex
default 0x0 default 0x0

View File

@ -12,7 +12,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select HAVE_OPTION_TABLE select HAVE_OPTION_TABLE
select HAVE_PIRQ_TABLE select HAVE_PIRQ_TABLE
select HAVE_MP_TABLE select HAVE_MP_TABLE
select CACHE_AS_RAM
select HAVE_HARD_RESET select HAVE_HARD_RESET
select SB_HT_CHAIN_UNITID_OFFSET_ONLY select SB_HT_CHAIN_UNITID_OFFSET_ONLY
select WAIT_BEFORE_CPUS_INIT select WAIT_BEFORE_CPUS_INIT
@ -22,18 +21,6 @@ config MAINBOARD_DIR
string string
default iwill/dk8x default iwill/dk8x
config DCACHE_RAM_BASE
hex
default 0xc8000
config DCACHE_RAM_SIZE
hex
default 0x08000
config DCACHE_RAM_GLOBAL_VAR_SIZE
hex
default 0x01000
config APIC_ID_OFFSET config APIC_ID_OFFSET
hex hex
default 0x0 default 0x0

View File

@ -12,7 +12,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select HAVE_OPTION_TABLE select HAVE_OPTION_TABLE
select HAVE_PIRQ_TABLE select HAVE_PIRQ_TABLE
select HAVE_MP_TABLE select HAVE_MP_TABLE
select CACHE_AS_RAM
select HAVE_HARD_RESET select HAVE_HARD_RESET
select BOARD_ROMSIZE_KB_512 select BOARD_ROMSIZE_KB_512
select SB_HT_CHAIN_UNITID_OFFSET_ONLY select SB_HT_CHAIN_UNITID_OFFSET_ONLY

View File

@ -12,7 +12,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select HAVE_BUS_CONFIG select HAVE_BUS_CONFIG
select HAVE_PIRQ_TABLE select HAVE_PIRQ_TABLE
select HAVE_MP_TABLE select HAVE_MP_TABLE
select CACHE_AS_RAM
select HAVE_HARD_RESET select HAVE_HARD_RESET
select BOARD_ROMSIZE_KB_1024 select BOARD_ROMSIZE_KB_1024

View File

@ -12,7 +12,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select HAVE_OPTION_TABLE select HAVE_OPTION_TABLE
select HAVE_PIRQ_TABLE select HAVE_PIRQ_TABLE
select HAVE_MP_TABLE select HAVE_MP_TABLE
select CACHE_AS_RAM
select HAVE_HARD_RESET select HAVE_HARD_RESET
select BOARD_ROMSIZE_KB_512 select BOARD_ROMSIZE_KB_512
select SB_HT_CHAIN_UNITID_OFFSET_ONLY select SB_HT_CHAIN_UNITID_OFFSET_ONLY

View File

@ -12,7 +12,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select HAVE_OPTION_TABLE select HAVE_OPTION_TABLE
select HAVE_PIRQ_TABLE select HAVE_PIRQ_TABLE
select HAVE_MP_TABLE select HAVE_MP_TABLE
select CACHE_AS_RAM
select HAVE_HARD_RESET select HAVE_HARD_RESET
select BOARD_ROMSIZE_KB_512 select BOARD_ROMSIZE_KB_512
select SB_HT_CHAIN_UNITID_OFFSET_ONLY select SB_HT_CHAIN_UNITID_OFFSET_ONLY