GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/google/zork/var/vilboz: Update telemetry settings 

Update telemetry settings for vilboz.

VDD Slope : 26939 -> 27225
VDD Offset: 125   -> 187
SOC Slope : 20001 -> 26559
SOC Offset: 168   -> 89

BUG=b:177162553
BRANCH=zork
TEST=emerge-zork coreboot

Signed-off-by: John Su <john_su@compal.corp-partner.google.com>
Change-Id: Iaf7c5083c4c5affec5ae0b5583efb5237e10d0ec
Reviewed-on: https://review.coreboot.org/c/coreboot/+/51165
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com>
Reviewed-by: Kangheui Won <khwon@chromium.org>
Reviewed-by: chris wang <Chris.Wang@amd.com>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-by: Edward O'Callaghan <quasisec@chromium.org>
This commit is contained in:
John Su 2021-03-02 10:47:50 +08:00 committed by Edward O'Callaghan
parent 2f78ce0995
commit 99059d170a
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
src/mainboard/google/zork/variants/vilboz/overridetree.cb
View File

@ -18,10 +18,10 @@ chip soc/amd/picasso
# End : OPN Performance Configuration # End : OPN Performance Configuration
register "telemetry_vddcr_vdd_slope_mA" = "26939" register "telemetry_vddcr_vdd_slope_mA" = "27225"
register "telemetry_vddcr_vdd_offset" = "125" register "telemetry_vddcr_vdd_offset" = "187"
register "telemetry_vddcr_soc_slope_mA" = "20001" register "telemetry_vddcr_soc_slope_mA" = "26559"
register "telemetry_vddcr_soc_offset" = "168" register "telemetry_vddcr_soc_offset" = "89"
# eDP phy tuning settings # eDP phy tuning settings
register "edp_phy_override" = "ENABLE_EDP_TUNINGSET" register "edp_phy_override" = "ENABLE_EDP_TUNINGSET"