GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

ryu: use generic spin table 

With the generic spin table support in place, use that.

BUG=chrome-os-partner:32082
BRANCH=None
TEST=Booted into kernel.

Change-Id: I8644f8a81b24bf4e00f8fac1d1018f9db77c952f
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: b1a4fe27070a80c8448051ec0565120901378673
Original-Change-Id: Id0832a4553101a366f011099e0744f6630d91924
Original-Signed-off-by: Aaron Durbin <adurbin@chromium.org>
Original-Reviewed-on: https://chromium-review.googlesource.com/218656
Original-Reviewed-by: Furquan Shaikh <furquan@chromium.org>
Reviewed-on: http://review.coreboot.org/9086
Tested-by: build bot (Jenkins)
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
This commit is contained in:
Aaron Durbin 2014-09-17 11:48:51 -05:00 committed by Patrick Georgi
parent dec44e9086
commit 9a9273f0c7
2 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/mainboard/google/rush_ryu/Kconfig
View File

@ -32,6 +32,7 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select BOARD_ROMSIZE_KB_4096 select BOARD_ROMSIZE_KB_4096
select VIRTUAL_DEV_SWITCH select VIRTUAL_DEV_SWITCH
select TERTIARY_BOARD_ID select TERTIARY_BOARD_ID
select ARCH_SPINTABLE
config MAINBOARD_DIR config MAINBOARD_DIR
string string

2
src/mainboard/google/rush_ryu/devicetree.cb
View File

@ -18,6 +18,8 @@
## ##
chip soc/nvidia/tegra132 chip soc/nvidia/tegra132
register "spintable_addr" = "0x80000008"
device cpu_cluster 0 on device cpu_cluster 0 on
device cpu 0 on end device cpu 0 on end
device cpu 1 on end device cpu 1 on end