GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

util/autoport: fix default headers 

Change-Id: I1b46d76a86f5db02ebc452d43472b51f0414ad96
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/31927
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr>
This commit is contained in:
Angel Pons 2019-03-16 16:12:21 +01:00 committed by Patrick Georgi
parent bfe4a59bc9
commit 9b1ae44b28
1 changed files with 6 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
util/autoport/bd82x6x.go
View File

@ -302,23 +302,21 @@ func (b bd82x6x) Scan(ctx Context, addr PCIDevData) {
sb := Create(ctx, "romstage.c") sb := Create(ctx, "romstage.c")
defer sb.Close() defer sb.Close()
Add_gpl(sb) Add_gpl(sb)
sb.WriteString(`#include <stdint.h> sb.WriteString(`/* FIXME: Check if all includes are needed. */
#include <stdint.h>
#include <string.h> #include <string.h>
#include <lib.h>
#include <timestamp.h> #include <timestamp.h>
#include <arch/byteorder.h> #include <arch/byteorder.h>
#include <arch/io.h> #include <arch/io.h>
#include <device/pci_def.h> #include <device/mmio.h>
#include <device/pnp_def.h> #include <device/pci_ops.h>
#include <cpu/x86/lapic.h> #include <device/pnp_ops.h>
#include <arch/acpi.h>
#include <console/console.h> #include <console/console.h>
#include <northbridge/intel/sandybridge/sandybridge.h> #include <northbridge/intel/sandybridge/sandybridge.h>
#include <northbridge/intel/sandybridge/raminit_native.h> #include <northbridge/intel/sandybridge/raminit_native.h>
#include <southbridge/intel/bd82x6x/pch.h> #include <southbridge/intel/bd82x6x/pch.h>
#include <southbridge/intel/common/gpio.h> #include <southbridge/intel/common/gpio.h>
#include <arch/cpu.h>
#include <cpu/x86/msr.h>
void pch_enable_lpc(void) void pch_enable_lpc(void)
{ {