GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/intel/cannonlake: SATA and DMI power optimize 

Expose the FSP interface to enable SATA and PCH side DMI power optimize
options. Actual step executed in FSP, step defined in cannonlake pch
BIOS spec(CDI# 570374).

Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
Change-Id: Ic0c589bb21e56800090bc0c75a0256a0409efc78
Reviewed-on: https://review.coreboot.org/c/30211
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Lijian Zhao 2018-12-13 09:12:34 -08:00 committed by Patrick Georgi
parent 21046a33ef
commit 9bf1d8f276
2 changed files with 10 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/soc/intel/cannonlake/chip.h
View File

@ -296,6 +296,12 @@ struct soc_intel_cannonlake_config {
uint8_t SlowSlewRateForGt; uint8_t SlowSlewRateForGt;
uint8_t SlowSlewRateForSa; uint8_t SlowSlewRateForSa;
uint8_t SlowSlewRateForFivr; uint8_t SlowSlewRateForFivr;
/* DMI Power Optimizer */
uint8_t dmipwroptimize;
/* SATA Power Optimizer */
uint8_t satapwroptimize;
}; };
typedef struct soc_intel_cannonlake_config config_t; typedef struct soc_intel_cannonlake_config config_t;

4
src/soc/intel/cannonlake/fsp_params.c
View File

@ -221,6 +221,10 @@ void platform_fsp_silicon_init_params_cb(FSPS_UPD *supd)
params->FastPkgCRampDisableGt = config->FastPkgCRampDisableGt; params->FastPkgCRampDisableGt = config->FastPkgCRampDisableGt;
params->FastPkgCRampDisableSa = config->FastPkgCRampDisableSa; params->FastPkgCRampDisableSa = config->FastPkgCRampDisableSa;
params->FastPkgCRampDisableFivr = config->FastPkgCRampDisableFivr; params->FastPkgCRampDisableFivr = config->FastPkgCRampDisableFivr;
/* Power Optimizer */
params->PchPwrOptEnable = config->dmipwroptimize;
params->SataPwrOptEnable = config->satapwroptimize;
} }
/* Mainboard GPIO Configuration */ /* Mainboard GPIO Configuration */