include/cpu: Remove one space from bitfield macro definition
This change is to maintain parity with other macro declarations. Change-Id: I67bf78884adf6bd7faa5bb3afa2c17262c89b770 Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/56559 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
25429c06c3
commit
9bf4293c3f
|
@ -90,7 +90,7 @@
|
||||||
#define IA32_HWP_STATUS 0x777
|
#define IA32_HWP_STATUS 0x777
|
||||||
#define IA32_PQR_ASSOC 0xc8f
|
#define IA32_PQR_ASSOC 0xc8f
|
||||||
/* MSR bits 33:32 encode slot number 0-3 */
|
/* MSR bits 33:32 encode slot number 0-3 */
|
||||||
#define IA32_PQR_ASSOC_MASK (1 << 0 | 1 << 1)
|
#define IA32_PQR_ASSOC_MASK (1 << 0 | 1 << 1)
|
||||||
#define IA32_L3_MASK_1 0xc91
|
#define IA32_L3_MASK_1 0xc91
|
||||||
#define IA32_L3_MASK_2 0xc92
|
#define IA32_L3_MASK_2 0xc92
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue