GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

google/veyron_mickey: Update LPDDR3 configuration 

This makes the same changes to the LPDDR3 configuration that
were made for Samsung modules:
- Enable ODT function
- Change DS to 40  from 34.3

BUG=chrome-os-partner:47416
BRANCH=firmware-veyron-6588.B
TEST=Boot on mickey elpida board

Change-Id: If8c729188803dd854dbbe80539fb228636b5eb9f
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: b3eb8bc31b9727b67a6b53b4370315010d9d6379
Original-Change-Id: I2d54d3087ecd3536469866f30e4eb2d8b1acd5c1
Original-Signed-off-by: jiazi Yang <Tomato_Yang@asus.com>
Original-Reviewed-on: https://chromium-review.googlesource.com/311153
Original-Reviewed-by: Julius Werner <jwerner@chromium.org>
Original-Reviewed-on: https://chromium-review.googlesource.com/311855
Original-Commit-Ready: David Hendricks <dhendrix@chromium.org>
Original-Tested-by: David Hendricks <dhendrix@chromium.org>
Original-Reviewed-by: David Hendricks <dhendrix@chromium.org>
Reviewed-on: http://review.coreboot.org/12484
Tested-by: build bot (Jenkins)
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
This commit is contained in:
jiazi Yang 2015-11-09 14:07:31 +08:00 committed by Patrick Georgi
parent 21deb06b32
commit 9c6d2b8f4c
5 changed files with 15 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
src/mainboard/google/veyron_mickey/sdram_inf/sdram-lpddr3-elpida-2GB.inc
View File

@ -65,7 +65,8 @@
.mr[0] = 0x0,
.mr[1] = 0xC3,
.mr[2] = 0x6,
.mr[3] = 0x1
/* 40 Ohms instead of 34.3 due to bad PCB routing on Mickey. */
.mr[3] = 0x2
},
.noc_timing = 0x20D266A4,
.noc_activate = 0x5B6,
@ -74,5 +75,5 @@
.dramtype = LPDDR3,
.num_channels = 2,
.stride = 9,
.odt = 0
.odt = 1
},

5
src/mainboard/google/veyron_mickey/sdram_inf/sdram-lpddr3-elpida-4GB.inc
View File

@ -65,7 +65,8 @@
.mr[0] = 0x0,
.mr[1] = 0xC3,
.mr[2] = 0x6,
.mr[3] = 0x1
/* 40 Ohms instead of 34.3 due to bad PCB routing on Mickey. */
.mr[3] = 0x2
},
.noc_timing = 0x20D266A4,
.noc_activate = 0x5B6,
@ -74,5 +75,5 @@
.dramtype = LPDDR3,
.num_channels = 2,
.stride = 13,
.odt = 0
.odt = 1
},

5
src/mainboard/google/veyron_mickey/sdram_inf/sdram-lpddr3-hynix-2GB.inc
View File

@ -65,7 +65,8 @@
.mr[0] = 0x0,
.mr[1] = 0xC3,
.mr[2] = 0x6,
.mr[3] = 0x1
/* 40 Ohms instead of 34.3 due to bad PCB routing on Mickey. */
.mr[3] = 0x2
},
.noc_timing = 0x20D266A4,
.noc_activate = 0x5B6,
@ -74,5 +75,5 @@
.dramtype = LPDDR3,
.num_channels = 2,
.stride = 9,
.odt = 0,
.odt = 1,
},

5
src/mainboard/google/veyron_mickey/sdram_inf/sdram-lpddr3-hynix-4GB.inc
View File

@ -64,7 +64,8 @@
.mr[0] = 0x0,
.mr[1] = 0xC3,
.mr[2] = 0x6,
.mr[3] = 0x1
/* 40 Ohms instead of 34.3 due to bad PCB routing on Mickey. */
.mr[3] = 0x2
},
.noc_timing = 0x20D266A4,
.noc_activate = 0x5B6,
@ -73,5 +74,5 @@
.dramtype = LPDDR3,
.num_channels = 2,
.stride = 13,
.odt = 0,
.odt = 1,
},

5
src/mainboard/google/veyron_mickey/sdram_inf/sdram-lpddr3-samsung-4GB.inc
View File

@ -64,7 +64,8 @@
.mr[0] = 0x0,
.mr[1] = 0xC3,
.mr[2] = 0x6,
.mr[3] = 0x1
/* 40 Ohms instead of 34.3 due to bad PCB routing on Mickey. */
.mr[3] = 0x2
},
.noc_timing = 0x20D266A4,
.noc_activate = 0x5B6,
@ -73,5 +74,5 @@
.dramtype = LPDDR3,
.num_channels = 2,
.stride = 13,
.odt = 0,
.odt = 1,
},