GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

intel cache_as_ram: Fix typo in comment 

Change-Id: I2539e490e160e01cab2ad8d2086d2f242a88c640
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: https://review.coreboot.org/15223
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Tested-by: build bot (Jenkins)
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
This commit is contained in:
Kyösti Mälkki 2016-06-17 07:54:36 +03:00
parent e813c15443
commit 9d2762ca6f
3 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/cpu/intel/haswell/cache_as_ram.inc
View File

@ -236,7 +236,7 @@ before_romstage:
post_code(0x38)
/* Setup stack as indicated by return value from ramstage_main(). */
/* Setup stack as indicated by return value from romstage_main(). */
movl %ebx, %esp
/* Get number of MTRRs. */

2
src/soc/intel/baytrail/romstage/cache_as_ram.inc
View File

@ -217,7 +217,7 @@ before_romstage:
post_code(0x2e)
/* Setup stack as indicated by return value from ramstage_main(). */
/* Setup stack as indicated by return value from romstage_main(). */
movl %ebx, %esp
/* Get number of MTRRs. */

2
src/soc/intel/broadwell/romstage/cache_as_ram.inc
View File

@ -256,7 +256,7 @@ before_romstage:
post_code(0x38)
/* Setup stack as indicated by return value from ramstage_main(). */
/* Setup stack as indicated by return value from romstage_main(). */
movl %ebx, %esp
/* Get number of MTRRs. */