vc/intel/fsp/mtl: Update header files from 2523_80 to 3064_81

Update header files for FSP for Meteor Lake platform to
version 3064_81, previous version being 2523_80..

FSPM:
1. Addition of new UPDs SocTraceHubMode,SocTraceHubMemReg0Size
   SocTraceHubMemReg1Size.
2. Remove depricated UPD RDODTT.
3. Address offset changes.

FSPS:
1. Address offset changes.

FspUpd.h:
1.Corrected UPD signatures.

BUG=b:TBD

Signed-off-by: Kilari Raasi <kilari.raasi@intel.com>
Change-Id: I73764d471295ad1a969ae562fe8a9fb7a25c5b2a
Reviewed-on: https://review.coreboot.org/c/coreboot/+/73374
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Subrata Banik <subratabanik@google.com>
Reviewed-by: Kapil Porwal <kapilporwal@google.com>
Reviewed-by: Tarun Tuli <taruntuli@google.com>
This commit is contained in:
Kilari Raasi 2023-03-02 13:48:02 +05:30 committed by Subrata Banik
parent 04c3b3234e
commit 9f5b2f75ad
3 changed files with 1012 additions and 978 deletions

View File

@ -1,6 +1,6 @@
/** @file /** @file
Copyright (c) 2022, Intel Corporation. All rights reserved.<BR> Copyright (c) 2023, Intel Corporation. All rights reserved.<BR>
Redistribution and use in source and binary forms, with or without modification, Redistribution and use in source and binary forms, with or without modification,
are permitted provided that the following conditions are met: are permitted provided that the following conditions are met:
@ -37,11 +37,11 @@ are permitted provided that the following conditions are met:
#pragma pack(1) #pragma pack(1)
#define FSPT_UPD_SIGNATURE 0x545F4450554C4441 /* 'MTLUPD_T' */ #define FSPT_UPD_SIGNATURE 0x545F4450554C544D /* 'MTLUPD_T' */
#define FSPM_UPD_SIGNATURE 0x4D5F4450554C4441 /* 'MTLUPD_M' */ #define FSPM_UPD_SIGNATURE 0x4D5F4450554C544D /* 'MTLUPD_M' */
#define FSPS_UPD_SIGNATURE 0x535F4450554C4441 /* 'MTLUPD_S' */ #define FSPS_UPD_SIGNATURE 0x535F4450554C544D /* 'MTLUPD_S' */
#pragma pack() #pragma pack()

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff