GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Add missing ADL-S device identification 

R680E, Q670E, H610E are the ADL-S IoT variants

TEST=Boot ADL-S RVP DDR5 and see silicon info is reported
as PCH: AlderLake-S R680E

Signed-off-by: Maximilian Brune <maximilian.brune@9elements.com>
Change-Id: I1804994b4b72f0484eabb15323736679d2668078
Reviewed-on: https://review.coreboot.org/c/coreboot/+/66544
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Lean Sheng Tan <sheng.tan@9elements.com>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
This commit is contained in:
Maximilian Brune 2022-08-08 12:30:47 +02:00 committed by Tim Wawrzynczak
parent eb80b1efa3
commit a0bc90e4ab
3 changed files with 9 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/include/device/pci_ids.h
View File

@ -3040,6 +3040,9 @@
#define PCI_DID_INTEL_ADP_S_ESPI_29 0x7a9d #define PCI_DID_INTEL_ADP_S_ESPI_29 0x7a9d
#define PCI_DID_INTEL_ADP_S_ESPI_30 0x7a9e #define PCI_DID_INTEL_ADP_S_ESPI_30 0x7a9e
#define PCI_DID_INTEL_ADP_S_ESPI_31 0x7a9f #define PCI_DID_INTEL_ADP_S_ESPI_31 0x7a9f
#define PCI_DID_INTEL_ADP_S_ESPI_H610E 0x7a92
#define PCI_DID_INTEL_ADP_S_ESPI_Q670E 0x7a91
#define PCI_DID_INTEL_ADP_S_ESPI_R680E 0x7a90
#define PCI_DID_INTEL_ADP_S_H610 0x7a87 #define PCI_DID_INTEL_ADP_S_H610 0x7a87
#define PCI_DID_INTEL_ADP_S_B660 0x7a86 #define PCI_DID_INTEL_ADP_S_B660 0x7a86
#define PCI_DID_INTEL_ADP_S_H670 0x7a85 #define PCI_DID_INTEL_ADP_S_H670 0x7a85

3
src/soc/intel/alderlake/bootblock/report_platform.c
View File

@ -115,6 +115,9 @@ static struct {
{ PCI_DID_INTEL_ADP_P_ESPI_31, "Alderlake-P SKU" }, { PCI_DID_INTEL_ADP_P_ESPI_31, "Alderlake-P SKU" },
{ PCI_DID_INTEL_ADP_M_N_ESPI_1, "Alderlake-N SKU" }, { PCI_DID_INTEL_ADP_M_N_ESPI_1, "Alderlake-N SKU" },
{ PCI_DID_INTEL_ADP_M_N_ESPI_2, "Alderlake-N SKU" }, { PCI_DID_INTEL_ADP_M_N_ESPI_2, "Alderlake-N SKU" },
{ PCI_DID_INTEL_ADP_S_ESPI_H610E, "AlderLake-S H610E" },
{ PCI_DID_INTEL_ADP_S_ESPI_Q670E, "AlderLake-S Q670E" },
{ PCI_DID_INTEL_ADP_S_ESPI_R680E, "AlderLake-S R680E" },
{ PCI_DID_INTEL_ADP_S_H610, "AlderLake-S H610" }, { PCI_DID_INTEL_ADP_S_H610, "AlderLake-S H610" },
{ PCI_DID_INTEL_ADP_S_B660, "AlderLake-S B660" }, { PCI_DID_INTEL_ADP_S_B660, "AlderLake-S B660" },
{ PCI_DID_INTEL_ADP_S_H670, "AlderLake-S H670" }, { PCI_DID_INTEL_ADP_S_H670, "AlderLake-S H670" },

3
src/soc/intel/common/block/lpc/lpc.c
View File

@ -380,6 +380,9 @@ static const unsigned short pci_device_ids[] = {
PCI_DID_INTEL_ADP_S_ESPI_29, PCI_DID_INTEL_ADP_S_ESPI_29,
PCI_DID_INTEL_ADP_S_ESPI_30, PCI_DID_INTEL_ADP_S_ESPI_30,
PCI_DID_INTEL_ADP_S_ESPI_31, PCI_DID_INTEL_ADP_S_ESPI_31,
PCI_DID_INTEL_ADP_S_ESPI_H610E,
PCI_DID_INTEL_ADP_S_ESPI_Q670E,
PCI_DID_INTEL_ADP_S_ESPI_R680E,
PCI_DID_INTEL_ADP_M_N_ESPI_0, PCI_DID_INTEL_ADP_M_N_ESPI_0,
PCI_DID_INTEL_ADP_M_N_ESPI_1, PCI_DID_INTEL_ADP_M_N_ESPI_1,
PCI_DID_INTEL_ADP_M_N_ESPI_2, PCI_DID_INTEL_ADP_M_N_ESPI_2,