GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

google/panther: Disable DEVSLP for SATA 

Some SSD modules don't support DEVSLP correctly due to their
firmware. Since the power savings are minimal, don't use
DEVSLP to prevent potential problems. Some of the symptoms
are that sometimes this causes USB devices to not work properly.

BUG=chrome-os-partner:23186,
BRANCH=panther
TEST=Boot tested on Panther

Change-Id: Iba3f721c73e0e760b6a9861ca23480ddb923df40
Signed-off-by: Stefan Reinauer <reinauer@google.com>
Signed-off-by: Stefan Reinauer <reinauer@chromium.org>
Reviewed-on: https://chromium-review.googlesource.com/181957
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
Reviewed-on: http://review.coreboot.org/5999
Tested-by: build bot (Jenkins)
Reviewed-by: Patrick Georgi <patrick@georgi-clan.de>
This commit is contained in:
Stefan Reinauer 2014-01-08 15:20:59 -08:00 committed by Patrick Georgi
parent 1abeef6005
commit a0eeba47a1
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/mainboard/google/panther/devicetree.cb
View File

@ -55,6 +55,7 @@ chip northbridge/intel/haswell
register "ide_legacy_combined" = "0x0" register "ide_legacy_combined" = "0x0"
register "sata_ahci" = "0x1" register "sata_ahci" = "0x1"
register "sata_port_map" = "0x1" register "sata_port_map" = "0x1"
register "sata_devslp_disable" = "0x1"
register "sio_acpi_mode" = "0" register "sio_acpi_mode" = "0"
register "sio_i2c0_voltage" = "0" # 3.3V register "sio_i2c0_voltage" = "0" # 3.3V