intel/skylake: Add support for DPTF
This patch adds the ASL files with the DPTF related settings and the thermal devices enabled in the SOC. It also enables the DPTF setting at the global NVS level. BRANCH=None BUG=chrome-os-partner:40855 TEST=Built for kunimitsu board. Tested to see that the thermal devices and the participants are enumerated and can be seen in the /sys/bus/platform/devices. Also checked the temperature readings of the cooling devices and the thermal zones enumerated in the /sys/class/thermal. Change-Id: I8ad044eaf1ad488fb1682097da83b40d2bede414 Signed-off-by: Patrick Georgi <patrick@georgi-clan.de> Original-Commit-Id: 7624eeca19b4f286b30c3d4ac5b44c5e9619c2c7 Original-Change-Id: I0d92ef42cff5567ea6fc566730588802d8549ce0 Original-Signed-off-by: Shilpa Sreeramalu <shilpa.sreeramalu@intel.com> Original-Reviewed-on: https://chromium-review.googlesource.com/293391 Original-Reviewed-by: Duncan Laurie <dlaurie@chromium.org> Original-Commit-Queue: Naveenkrishna Ch <naveenkrishna.ch@intel.com> Reviewed-on: http://review.coreboot.org/11430 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
Shilpa Sreeramalu
Patrick Georgi
parent
91a192f6d0
commit
a0f515354b
|
|
@ -0,0 +1,79 @@
|
|||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2014 Google Inc.
|
||||
* Copyright (C) 2015 Intel Corporation.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*
|
||||
* You should have received a copy of the GNU General Public License
|
||||
* along with this program; if not, write to the Free Software
|
||||
* Foundation, Inc.
|
||||
*/
|
||||
|
||||
Device (TCHG)
|
||||
{
|
||||
Name (_HID, "INT3403")
|
||||
Name (_UID, 0)
|
||||
Name (PTYP, 0x0B)
|
||||
Name (_STR, Unicode("Battery Charger"))
|
||||
|
||||
Method (_STA)
|
||||
{
|
||||
If (LEqual (\DPTE, One)) {
|
||||
Return (0xF)
|
||||
} Else {
|
||||
Return (0x0)
|
||||
}
|
||||
}
|
||||
|
||||
/* Return charger performance states defined by mainboard */
|
||||
Method (PPSS)
|
||||
{
|
||||
Return (\_SB.CHPS)
|
||||
}
|
||||
|
||||
/* Return maximum charger current limit */
|
||||
Method (PPPC)
|
||||
{
|
||||
/* Convert size of PPSS table to index */
|
||||
Store (SizeOf (\_SB.CHPS), Local0)
|
||||
Decrement (Local0)
|
||||
|
||||
/* Check if charging is disabled (AC removed) */
|
||||
If (LEqual (\_SB.PCI0.LPCB.EC0.ACEX, Zero)) {
|
||||
/* Return last power state */
|
||||
Return (Local0)
|
||||
} Else {
|
||||
/* Return highest power state */
|
||||
Return (0)
|
||||
}
|
||||
|
||||
Return (0)
|
||||
}
|
||||
|
||||
/* Set charger current limit */
|
||||
Method (SPPC, 1)
|
||||
{
|
||||
/* Retrieve Control (index 4) for specified PPSS level */
|
||||
Store (DeRefOf (Index (DeRefOf (Index
|
||||
(\_SB.CHPS, ToInteger (Arg0))), 4)), Local0)
|
||||
|
||||
/* Pass Control value to EC to limit charging */
|
||||
\_SB.PCI0.LPCB.EC0.CHGS (Local0)
|
||||
}
|
||||
|
||||
/* Initialize charger participant */
|
||||
Method (INIT)
|
||||
{
|
||||
/* Disable charge limit */
|
||||
\_SB.PCI0.LPCB.EC0.CHGD ()
|
||||
}
|
||||
}
|
||||
|
|
@ -0,0 +1,226 @@
|
|||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2014 Google Inc.
|
||||
* Copyright (C) 2015 Intel Corporation.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*
|
||||
* You should have received a copy of the GNU General Public License
|
||||
* along with this program; if not, write to the Free Software
|
||||
* Foundation, Inc.
|
||||
*/
|
||||
|
||||
#ifndef DPTF_CPU_PASSIVE
|
||||
#define DPTF_CPU_PASSIVE 80
|
||||
#endif
|
||||
|
||||
#ifndef DPTF_CPU_CRITICAL
|
||||
#define DPTF_CPU_CRITICAL 90
|
||||
#endif
|
||||
|
||||
#ifndef DPTF_CPU_ACTIVE_AC0
|
||||
#define DPTF_CPU_ACTIVE_AC0 90
|
||||
#endif
|
||||
|
||||
#ifndef DPTF_CPU_ACTIVE_AC1
|
||||
#define DPTF_CPU_ACTIVE_AC1 80
|
||||
#endif
|
||||
|
||||
#ifndef DPTF_CPU_ACTIVE_AC2
|
||||
#define DPTF_CPU_ACTIVE_AC2 70
|
||||
#endif
|
||||
|
||||
#ifndef DPTF_CPU_ACTIVE_AC3
|
||||
#define DPTF_CPU_ACTIVE_AC3 60
|
||||
#endif
|
||||
|
||||
#ifndef DPTF_CPU_ACTIVE_AC4
|
||||
#define DPTF_CPU_ACTIVE_AC4 50
|
||||
#endif
|
||||
|
||||
External (\_PR.CPU0._TSS, MethodObj)
|
||||
External (\_PR.CPU0._TPC, MethodObj)
|
||||
External (\_PR.CPU0._PTC, PkgObj)
|
||||
External (\_PR.CPU0._TSD, PkgObj)
|
||||
|
||||
Device (B0D4)
|
||||
{
|
||||
Name(_ADR, 0x00040000) /* Bus 0, Device 4, Function 0 */
|
||||
|
||||
Method (_STA)
|
||||
{
|
||||
If (LEqual (\DPTE, One)) {
|
||||
Return (0xF)
|
||||
} Else {
|
||||
Return (0x0)
|
||||
}
|
||||
}
|
||||
|
||||
/*
|
||||
* Processor Throttling Controls
|
||||
*/
|
||||
|
||||
Method (_TSS)
|
||||
{
|
||||
If (CondRefOf (\_PR.CPU0._TSS)) {
|
||||
Return (\_PR.CPU0._TSS)
|
||||
} Else {
|
||||
Return (Package ()
|
||||
{
|
||||
Package () { 0, 0, 0, 0, 0 }
|
||||
})
|
||||
}
|
||||
}
|
||||
|
||||
Method (_TPC)
|
||||
{
|
||||
If (CondRefOf (\_PR.CPU0._TPC)) {
|
||||
Return (\_PR.CPU0._TPC)
|
||||
} Else {
|
||||
Return (0)
|
||||
}
|
||||
}
|
||||
|
||||
Method (_PTC)
|
||||
{
|
||||
If (CondRefOf (\_PR.CPU0._PTC)) {
|
||||
Return (\_PR.CPU0._PTC)
|
||||
} Else {
|
||||
Return (Package ()
|
||||
{
|
||||
Buffer () { 0 },
|
||||
Buffer () { 0 }
|
||||
})
|
||||
}
|
||||
}
|
||||
|
||||
Method (_TSD)
|
||||
{
|
||||
If (CondRefOf (\_PR.CPU0._TSD)) {
|
||||
Return (\_PR.CPU0._TSD)
|
||||
} Else {
|
||||
Return (Package ()
|
||||
{
|
||||
Package () { 5, 0, 0, 0, 0 }
|
||||
})
|
||||
}
|
||||
}
|
||||
|
||||
Method (_TDL)
|
||||
{
|
||||
If (CondRefOf (\_PR.CPU0._TSS)) {
|
||||
Store (SizeOf (\_PR.CPU0._TSS ()), Local0)
|
||||
Decrement (Local0)
|
||||
Return (Local0)
|
||||
} Else {
|
||||
Return (0)
|
||||
}
|
||||
}
|
||||
|
||||
/*
|
||||
* Processor Performance Control
|
||||
*/
|
||||
|
||||
Method (_PPC)
|
||||
{
|
||||
Return (0)
|
||||
}
|
||||
|
||||
Method (SPPC, 1)
|
||||
{
|
||||
Store (Arg0, \PPCM)
|
||||
|
||||
/* Notify OS to re-read _PPC limit on each CPU */
|
||||
\PPCN ()
|
||||
}
|
||||
|
||||
Method (_PSS)
|
||||
{
|
||||
If (CondRefOf (\_PR.CP00._PSS)) {
|
||||
Return (\_PR.CP00._PSS)
|
||||
} Else {
|
||||
Return (Package ()
|
||||
{
|
||||
Package () { 0, 0, 0, 0, 0, 0 }
|
||||
})
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
Method (_PDL)
|
||||
{
|
||||
/* Check for mainboard specific _PDL override */
|
||||
If (CondRefOf (\_SB.MPDL)) {
|
||||
Return (\_SB.MPDL)
|
||||
} ElseIf (CondRefOf (\_PR.CP00._PSS)) {
|
||||
Store (SizeOf (\_PR.CP00._PSS), Local0)
|
||||
Decrement (Local0)
|
||||
Return (Local0)
|
||||
} Else {
|
||||
Return (0)
|
||||
}
|
||||
}
|
||||
|
||||
/* Return PPCC table defined by mainboard */
|
||||
Method (PPCC)
|
||||
{
|
||||
Return (\_SB.MPPC)
|
||||
}
|
||||
|
||||
#ifdef DPTF_CPU_CRITICAL
|
||||
Method (_CRT)
|
||||
{
|
||||
Return (\_SB.DPTF.CTOK (DPTF_CPU_CRITICAL))
|
||||
}
|
||||
#endif
|
||||
|
||||
#ifdef DPTF_CPU_PASSIVE
|
||||
Method (_PSV)
|
||||
{
|
||||
Return (\_SB.DPTF.CTOK (DPTF_CPU_PASSIVE))
|
||||
}
|
||||
#endif
|
||||
|
||||
#ifdef DPTF_CPU_ACTIVE_AC0
|
||||
Method (_AC0)
|
||||
{
|
||||
Return (\_SB.DPTF.CTOK (DPTF_CPU_ACTIVE_AC0))
|
||||
}
|
||||
#endif
|
||||
|
||||
#ifdef DPTF_CPU_ACTIVE_AC1
|
||||
Method (_AC1)
|
||||
{
|
||||
Return (\_SB.DPTF.CTOK (DPTF_CPU_ACTIVE_AC1))
|
||||
}
|
||||
#endif
|
||||
|
||||
#ifdef DPTF_CPU_ACTIVE_AC2
|
||||
Method (_AC2)
|
||||
{
|
||||
Return (\_SB.DPTF.CTOK (DPTF_CPU_ACTIVE_AC2))
|
||||
}
|
||||
#endif
|
||||
|
||||
#ifdef DPTF_CPU_ACTIVE_AC3
|
||||
Method (_AC3)
|
||||
{
|
||||
Return (\_SB.DPTF.CTOK (DPTF_CPU_ACTIVE_AC3))
|
||||
}
|
||||
#endif
|
||||
|
||||
#ifdef DPTF_CPU_ACTIVE_AC4
|
||||
Method (_AC4)
|
||||
{
|
||||
Return (\_SB.DPTF.CTOK (DPTF_CPU_ACTIVE_AC4))
|
||||
}
|
||||
#endif
|
||||
}
|
||||
|
|
@ -0,0 +1,102 @@
|
|||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2014 Google Inc.
|
||||
* Copyright (C) 2015 Intel Corporation.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*
|
||||
* You should have received a copy of the GNU General Public License
|
||||
* along with this program; if not, write to the Free Software
|
||||
* Foundation, Inc.
|
||||
*/
|
||||
|
||||
Device (DPTF)
|
||||
{
|
||||
Name (_HID, EISAID ("INT3400"))
|
||||
Name (_UID, 0)
|
||||
|
||||
Name (IDSP, Package()
|
||||
{
|
||||
/* DPPM Passive Policy 1.0 */
|
||||
ToUUID ("42A441D6-AE6A-462B-A84B-4A8CE79027D3"),
|
||||
|
||||
/* DPPM Critical Policy */
|
||||
ToUUID ("97C68AE7-15FA-499c-B8C9-5DA81D606E0A"),
|
||||
|
||||
/* DPPM Cooling Policy */
|
||||
ToUUID ("16CAF1B7-DD38-40ED-B1C1-1B8A1913D531"),
|
||||
})
|
||||
|
||||
Method (_STA)
|
||||
{
|
||||
If (LEqual (\DPTE, One)) {
|
||||
Return (0xF)
|
||||
} Else {
|
||||
Return (0x0)
|
||||
}
|
||||
}
|
||||
|
||||
/*
|
||||
* Arg0: Buffer containing UUID
|
||||
* Arg1: Integer containing Revision ID of buffer format
|
||||
* Arg2: Integer containing count of entries in Arg3
|
||||
* Arg3: Buffer containing list of DWORD capabilities
|
||||
* Return: Buffer containing list of DWORD capabilities
|
||||
*/
|
||||
Method (_OSC, 4, Serialized)
|
||||
{
|
||||
/* Check for Passive Policy UUID */
|
||||
If (LEqual (DeRefOf (Index (IDSP, 0)), Arg0)) {
|
||||
/* Initialize Thermal Devices */
|
||||
^TINI ()
|
||||
|
||||
#ifdef DPTF_ENABLE_CHARGER
|
||||
/* Initialize Charger Device */
|
||||
^TCHG.INIT ()
|
||||
#endif
|
||||
}
|
||||
|
||||
Return (Arg3)
|
||||
}
|
||||
|
||||
/* Priority based _TRT */
|
||||
Name (TRTR, 1)
|
||||
|
||||
Method (_TRT)
|
||||
{
|
||||
Return (\_SB.DTRT)
|
||||
}
|
||||
|
||||
/* Convert from Degrees C to 1/10 Kelvin for ACPI */
|
||||
Method (CTOK, 1) {
|
||||
/* 10th of Degrees C */
|
||||
Multiply (Arg0, 10, Local0)
|
||||
|
||||
/* Convert to Kelvin */
|
||||
Add (Local0, 2732, Local0)
|
||||
|
||||
Return (Local0)
|
||||
}
|
||||
|
||||
/* Include Thermal Participants */
|
||||
#include "thermal.asl"
|
||||
|
||||
#ifdef DPTF_ENABLE_CHARGER
|
||||
/* Include Charger Participant */
|
||||
#include "charger.asl"
|
||||
#endif
|
||||
|
||||
}
|
||||
|
||||
Scope (\_SB.PCI0)
|
||||
{
|
||||
#include "cpu.asl"
|
||||
}
|
||||
|
|
@ -0,0 +1,223 @@
|
|||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2014 Google Inc.
|
||||
* Copyright (C) 2015 Intel Corporation.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*
|
||||
* You should have received a copy of the GNU General Public License
|
||||
* along with this program; if not, write to the Free Software
|
||||
* Foundation, Inc.
|
||||
*/
|
||||
|
||||
/* Thermal Threshold Event Handler */
|
||||
Method (TEVT, 1, NotSerialized)
|
||||
{
|
||||
Store (ToInteger (Arg0), Local0)
|
||||
|
||||
#ifdef DPTF_TSR0_SENSOR_ID
|
||||
If (LEqual (Local0, DPTF_TSR0_SENSOR_ID)) {
|
||||
Notify (^TSR0, 0x90)
|
||||
}
|
||||
#endif
|
||||
#ifdef DPTF_TSR1_SENSOR_ID
|
||||
If (LEqual (Local0, DPTF_TSR1_SENSOR_ID)) {
|
||||
Notify (^TSR1, 0x90)
|
||||
}
|
||||
#endif
|
||||
#ifdef DPTF_TSR2_SENSOR_ID
|
||||
If (LEqual (Local0, DPTF_TSR2_SENSOR_ID)) {
|
||||
Notify (^TSR2, 0x90)
|
||||
}
|
||||
#endif
|
||||
}
|
||||
|
||||
/* Thermal device initialization - Disable Aux Trip Points */
|
||||
Method (TINI)
|
||||
{
|
||||
#ifdef DPTF_TSR0_SENSOR_ID
|
||||
^TSR0.PATD ()
|
||||
#endif
|
||||
#ifdef DPTF_TSR1_SENSOR_ID
|
||||
^TSR1.PATD ()
|
||||
#endif
|
||||
#ifdef DPTF_TSR2_SENSOR_ID
|
||||
^TSR2.PATD ()
|
||||
#endif
|
||||
}
|
||||
|
||||
#ifdef DPTF_TSR0_SENSOR_ID
|
||||
Device (TSR0)
|
||||
{
|
||||
Name (_HID, EISAID ("INT3403"))
|
||||
Name (_UID, 1)
|
||||
Name (PTYP, 0x03)
|
||||
Name (TMPI, DPTF_TSR0_SENSOR_ID)
|
||||
Name (_STR, Unicode (DPTF_TSR0_SENSOR_NAME))
|
||||
Name (GTSH, 20) /* 2 degree hysteresis */
|
||||
|
||||
Method (_STA)
|
||||
{
|
||||
If (LEqual (\DPTE, One)) {
|
||||
Return (0xF)
|
||||
} Else {
|
||||
Return (0x0)
|
||||
}
|
||||
}
|
||||
|
||||
Method (_TMP, 0, Serialized)
|
||||
{
|
||||
Return (\_SB.PCI0.LPCB.EC0.TSRD (TMPI))
|
||||
}
|
||||
|
||||
Method (_PSV)
|
||||
{
|
||||
Return (CTOK (DPTF_TSR0_PASSIVE))
|
||||
}
|
||||
|
||||
Method (_CRT)
|
||||
{
|
||||
Return (CTOK (DPTF_TSR0_CRITICAL))
|
||||
}
|
||||
|
||||
Name (PATC, 2)
|
||||
|
||||
/* Set Aux Trip Point */
|
||||
Method (PAT0, 1, Serialized)
|
||||
{
|
||||
\_SB.PCI0.LPCB.EC0.PAT0 (TMPI, Arg0)
|
||||
}
|
||||
|
||||
/* Set Aux Trip Point */
|
||||
Method (PAT1, 1, Serialized)
|
||||
{
|
||||
\_SB.PCI0.LPCB.EC0.PAT1 (TMPI, Arg0)
|
||||
}
|
||||
|
||||
/* Disable Aux Trip Point */
|
||||
Method (PATD, 0, Serialized)
|
||||
{
|
||||
\_SB.PCI0.LPCB.EC0.PATD (TMPI)
|
||||
}
|
||||
}
|
||||
#endif
|
||||
|
||||
#ifdef DPTF_TSR1_SENSOR_ID
|
||||
Device (TSR1)
|
||||
{
|
||||
Name (_HID, EISAID ("INT3403"))
|
||||
Name (_UID, 2)
|
||||
Name (PTYP, 0x03)
|
||||
Name (TMPI, DPTF_TSR1_SENSOR_ID)
|
||||
Name (_STR, Unicode (DPTF_TSR1_SENSOR_NAME))
|
||||
Name (GTSH, 20) /* 2 degree hysteresis */
|
||||
|
||||
Method (_STA)
|
||||
{
|
||||
If (LEqual (\DPTE, One)) {
|
||||
Return (0xF)
|
||||
} Else {
|
||||
Return (0x0)
|
||||
}
|
||||
}
|
||||
|
||||
Method (_TMP, 0, Serialized)
|
||||
{
|
||||
Return (\_SB.PCI0.LPCB.EC0.TSRD (TMPI))
|
||||
}
|
||||
|
||||
Method (_PSV)
|
||||
{
|
||||
Return (CTOK (DPTF_TSR1_PASSIVE))
|
||||
}
|
||||
|
||||
Method (_CRT)
|
||||
{
|
||||
Return (CTOK (DPTF_TSR1_CRITICAL))
|
||||
}
|
||||
|
||||
Name (PATC, 2)
|
||||
|
||||
/* Set Aux Trip Point */
|
||||
Method (PAT0, 1, Serialized)
|
||||
{
|
||||
\_SB.PCI0.LPCB.EC0.PAT0 (TMPI, Arg0)
|
||||
}
|
||||
|
||||
/* Set Aux Trip Point */
|
||||
Method (PAT1, 1, Serialized)
|
||||
{
|
||||
\_SB.PCI0.LPCB.EC0.PAT1 (TMPI, Arg0)
|
||||
}
|
||||
|
||||
/* Disable Aux Trip Point */
|
||||
Method (PATD, 0, Serialized)
|
||||
{
|
||||
\_SB.PCI0.LPCB.EC0.PATD (TMPI)
|
||||
}
|
||||
}
|
||||
#endif
|
||||
|
||||
#ifdef DPTF_TSR2_SENSOR_ID
|
||||
Device (TSR2)
|
||||
{
|
||||
Name (_HID, EISAID ("INT3403"))
|
||||
Name (_UID, 3)
|
||||
Name (PTYP, 0x03)
|
||||
Name (TMPI, DPTF_TSR2_SENSOR_ID)
|
||||
Name (_STR, Unicode (DPTF_TSR2_SENSOR_NAME))
|
||||
Name (GTSH, 20) /* 2 degree hysteresis */
|
||||
|
||||
Method (_STA)
|
||||
{
|
||||
If (LEqual (\DPTE, One)) {
|
||||
Return (0xF)
|
||||
} Else {
|
||||
Return (0x0)
|
||||
}
|
||||
}
|
||||
|
||||
Method (_TMP, 0, Serialized)
|
||||
{
|
||||
Return (\_SB.PCI0.LPCB.EC0.TSRD (TMPI))
|
||||
}
|
||||
|
||||
Method (_PSV)
|
||||
{
|
||||
Return (CTOK (DPTF_TSR2_PASSIVE))
|
||||
}
|
||||
|
||||
Method (_CRT)
|
||||
{
|
||||
Return (CTOK (DPTF_TSR2_CRITICAL))
|
||||
}
|
||||
|
||||
Name (PATC, 2)
|
||||
|
||||
/* Set Aux Trip Point */
|
||||
Method (PAT0, 1, Serialized)
|
||||
{
|
||||
\_SB.PCI0.LPCB.EC0.PAT0 (TMPI, Arg0)
|
||||
}
|
||||
|
||||
/* Set Aux Trip Point */
|
||||
Method (PAT1, 1, Serialized)
|
||||
{
|
||||
\_SB.PCI0.LPCB.EC0.PAT1 (TMPI, Arg0)
|
||||
}
|
||||
|
||||
/* Disable Aux Trip Point */
|
||||
Method (PATD, 0, Serialized)
|
||||
{
|
||||
\_SB.PCI0.LPCB.EC0.PATD (TMPI)
|
||||
}
|
||||
}
|
||||
#endif
|
||||
|
|
@ -75,6 +75,7 @@ Field (GNVS, ByteAcc, NoLock, Preserve)
|
|||
RPAA, 32, // 0x54 - 0x57 - Root port address 10
|
||||
RPAB, 32, // 0x58 - 0x5b - Root port address 11
|
||||
RPAC, 32, // 0x5c - 0x5f - Root port address 12
|
||||
DPTE, 8, // 0x60 - Enable DPTF
|
||||
|
||||
/* ChromeOS specific */
|
||||
Offset (0x100),
|
||||
|
|
|
|||
|
|
@ -56,8 +56,9 @@ typedef struct {
|
|||
u64 pm1i; /* 0x20 - 0x27 - PM1 wake status bit */
|
||||
u64 gpei; /* 0x28 - 0x2f - GPE wake status bit */
|
||||
u32 rpa[12]; /* 0x30 - 0x5f - Root Port Address */
|
||||
u8 dpte; /* 0x60 - Enable DPTF */
|
||||
|
||||
u8 unused[160];
|
||||
u8 unused[159];
|
||||
|
||||
/* ChromeOS specific (0x100 - 0xfff) */
|
||||
chromeos_acpi_t chromeos;
|
||||
|
|
|
|||
Loading…
Reference in New Issue