AMD/stoneyridge: Fix SATA reset inconsistency
At AGESA AmdInitReset, SATA enable and IDE enable (elements of FCH_RESET_INTERFACE) are programmed twice (before calling AGESA for AmdInitReset and from said AGESA function call out), using different functions with different results. The first would result in TRUE/FALSE, the second set would result in TRUE/TRUE. Use the functions of the second set within the first set, and remove them from the second set. BUG=b:71754828 TEST=Build kahlle without the change, boot and record output. Rebuild kahlee with the change, boot and record output. Compare both outputs, the should be no change except in timing. Change-Id: I326fcc8801542aa7feef286d02abdfe63354cdd0 Signed-off-by: Richard Spiegel <richard.spiegel@silverbackltd.com> Reviewed-on: https://review.coreboot.org/23295 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
parent
2ce90903b0
commit
a318d2812d
|
@ -35,8 +35,6 @@ AGESA_STATUS agesa_fch_initreset(UINT32 Func, UINTN FchData, VOID *ConfigPtr)
|
|||
FCH_RESET_DATA_BLOCK *FchParams_reset;
|
||||
FchParams_reset = (FCH_RESET_DATA_BLOCK *)FchData;
|
||||
printk(BIOS_DEBUG, "Fch OEM config in INIT RESET ");
|
||||
FchParams_reset->FchReset.SataEnable = sb_sata_enable();
|
||||
FchParams_reset->FchReset.IdeEnable = sb_ide_enable();
|
||||
|
||||
/* Get platform specific configuration changes */
|
||||
platform_FchParams_reset(FchParams_reset);
|
||||
|
|
|
@ -41,8 +41,8 @@ static int is_sata_config(void)
|
|||
void SetFchResetParams(FCH_RESET_INTERFACE *params)
|
||||
{
|
||||
params->Xhci0Enable = IS_ENABLED(CONFIG_STONEYRIDGE_XHCI_ENABLE);
|
||||
params->SataEnable = is_sata_config();
|
||||
params->IdeEnable = !params->SataEnable;
|
||||
params->SataEnable = sb_sata_enable();
|
||||
params->IdeEnable = sb_ide_enable();
|
||||
}
|
||||
|
||||
void SetFchEnvParams(FCH_INTERFACE *params)
|
||||
|
|
Loading…
Reference in New Issue