GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/google/poppy/variants/atlas: move WiFi wake to GPP_B7 

The latest rev. of the atlas board moves the WiFi wake source from
WAKE# to GPP_B7.  The original GPP_A0 in the device tree is just
wrong.  This also reconfigures DW1 to the GPP_B group so we can use
GPP_B7 as a wake source.

GPP_B7 is still configured as a no-connect in gpio.c, so this doesn't
actually enable WiFi wake.  We'll follow up with another patch to set
up GPP_B7 properly on boards that support it.

BUG=b:122327852
BRANCH=none
TEST=atlas still boots

Change-Id: I1816500dd0ab6186fd51aa6945faf73d00c152fe
Signed-off-by: Caveh Jalali <caveh@chromium.org>
Reviewed-on: https://review.coreboot.org/c/31211
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Furquan Shaikh <furquan@google.com>
This commit is contained in:
Caveh Jalali 2019-02-01 20:21:26 -08:00 committed by Patrick Georgi
parent d6f71d03f1
commit ab77008395
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/mainboard/google/poppy/variants/atlas/devicetree.cb
View File

@ -12,7 +12,7 @@ chip soc/intel/skylake
# route. i.e. If this route changes then the affected GPE # route. i.e. If this route changes then the affected GPE
# offset bits also need to be changed. # offset bits also need to be changed.
register "gpe0_dw0" = "GPP_A" register "gpe0_dw0" = "GPP_A"
register "gpe0_dw1" = "GPP_D" register "gpe0_dw1" = "GPP_B"
register "gpe0_dw2" = "GPP_E" register "gpe0_dw2" = "GPP_E"
# EC host command ranges are in 0x800-0x8ff & 0x200-0x20f # EC host command ranges are in 0x800-0x8ff & 0x200-0x20f
@ -345,7 +345,7 @@ chip soc/intel/skylake
end # I2C #4 - Audio end # I2C #4 - Audio
device pci 1c.0 on device pci 1c.0 on
chip drivers/intel/wifi chip drivers/intel/wifi
register "wake" = "GPE0_DW0_00" register "wake" = "GPE0_DW1_07" # GPP_B7
device pci 00.0 on end device pci 00.0 on end
end end
end # PCI Express Port 1 end # PCI Express Port 1