GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/intel/alderlake: Fix build failure with enabled CSE stitching 

The following error is observed when building coreboot with CSE stitching
enabled.

`src/soc/intel/alderlake/Makefile.inc:62: *** missing separator.  Stop.`

This change prevents such error.

BUG=None
TEST=Enable CSE stitching, build should complete successfully.

Change-Id: I1d9f442d1e1e7be4e8bbd1e653ed0ae6b7475f45
Signed-off-by: Bernardo Perez Priego <bernardo.perez.priego@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/58515
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Selma Bensaid <selma.bensaid@intel.com>
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
This commit is contained in:
Bernardo Perez Priego 2021-10-20 21:13:29 -07:00 committed by Tim Wawrzynczak
parent b0d48ed88b
commit aba1c13581
1 changed files with 17 additions and 17 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

34
src/soc/intel/alderlake/Makefile.inc
View File

@ -59,23 +59,23 @@ CPPFLAGS_common += -I$(src)/soc/intel/alderlake/include
ifeq ($(CONFIG_STITCH_ME_BIN),y)
$(call cse_add_dummy_to_bp1_bp2,DLMP)
$(call cse_add_dummy_to_bp1_bp2,IFPP)
$(call cse_add_dummy_to_bp1_bp2,SBDT)
$(call cse_add_decomp_to_bp1_bp2,RBEP)
$(call cse_add_dummy_to_bp1_bp2,UFSP)
$(call cse_add_dummy_to_bp1_bp2,UFSG)
$(call cse_add_dummy_to_bp1_bp2,OEMP)
$(call cse_add_input_to_bp1_bp2,PMCP)
$(call cse_add_decomp,bp1,MFTP)
$(call cse_add_decomp,bp2,FTPR)
$(call cse_add_input_to_bp1_bp2,IOMP)
$(call cse_add_input_to_bp1_bp2,NPHY)
$(call cse_add_input_to_bp1_bp2,TBTP)
$(call cse_add_input_to_bp1_bp2,PCHC)
$(call cse_add_decomp,bp2,NFTP)
$(call cse_add_dummy,bp2,ISHP)
$(call cse_add_input,bp2,IUNP)
$(eval $(call cse_add_dummy_to_bp1_bp2,DLMP))
$(eval $(call cse_add_dummy_to_bp1_bp2,IFPP))
$(eval $(call cse_add_dummy_to_bp1_bp2,SBDT))
$(eval $(call cse_add_decomp_to_bp1_bp2,RBEP))
$(eval $(call cse_add_dummy_to_bp1_bp2,UFSP))
$(eval $(call cse_add_dummy_to_bp1_bp2,UFSG))
$(eval $(call cse_add_dummy_to_bp1_bp2,OEMP))
$(eval $(call cse_add_input_to_bp1_bp2,PMCP))
$(eval $(call cse_add_decomp,bp1,MFTP))
$(eval $(call cse_add_decomp,bp2,FTPR))
$(eval $(call cse_add_input_to_bp1_bp2,IOMP))
$(eval $(call cse_add_input_to_bp1_bp2,NPHY))
$(eval $(call cse_add_input_to_bp1_bp2,TBTP))
$(eval $(call cse_add_input_to_bp1_bp2,PCHC))
$(eval $(call cse_add_decomp,bp2,NFTP))
$(eval $(call cse_add_dummy,bp2,ISHP))
$(eval $(call cse_add_input,bp2,IUNP))
endif