mb/google/brya/var/anahera: Enable SaGv
Enable SaGv support for anahera/anahera4es. BUG=b:211362081 TEST=FW_NAME=anahera emerge-brya coreboot Change-Id: I68c916dbc570759dba3a4c32fbb8ebfc6e387be4 Signed-off-by: Wisley Chen <wisley.chen@quanta.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/60249 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
This commit is contained in:
parent
591789b50b
commit
ae8004ad5f
|
@ -33,6 +33,7 @@ chip soc/intel/alderlake
|
||||||
register "gpio_pm[COMM_4]" = "0"
|
register "gpio_pm[COMM_4]" = "0"
|
||||||
register "gpio_pm[COMM_5]" = "0"
|
register "gpio_pm[COMM_5]" = "0"
|
||||||
|
|
||||||
|
register "SaGv" = "SaGv_Enabled"
|
||||||
# Intel Common SoC Config
|
# Intel Common SoC Config
|
||||||
#+-------------------+---------------------------+
|
#+-------------------+---------------------------+
|
||||||
#| Field | Value |
|
#| Field | Value |
|
||||||
|
|
|
@ -33,6 +33,7 @@ chip soc/intel/alderlake
|
||||||
register "gpio_pm[COMM_4]" = "0"
|
register "gpio_pm[COMM_4]" = "0"
|
||||||
register "gpio_pm[COMM_5]" = "0"
|
register "gpio_pm[COMM_5]" = "0"
|
||||||
|
|
||||||
|
register "SaGv" = "SaGv_Enabled"
|
||||||
# Intel Common SoC Config
|
# Intel Common SoC Config
|
||||||
#+-------------------+---------------------------+
|
#+-------------------+---------------------------+
|
||||||
#| Field | Value |
|
#| Field | Value |
|
||||||
|
|
Loading…
Reference in New Issue