soc/amd/cezanne: Add UCODE firmware to CBFS
Change-Id: I0de08b98e73c61db55ff994af00c84cf24273a98 Signed-off-by: Zheng Bao <fishbaozi@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/49684 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
This commit is contained in:
parent
20f5687def
commit
b04405ff76
|
@ -31,6 +31,7 @@ config SOC_SPECIFIC_OPTIONS
|
||||||
select SSE2
|
select SSE2
|
||||||
select UDK_2017_BINDING
|
select UDK_2017_BINDING
|
||||||
select X86_AMD_FIXED_MTRRS
|
select X86_AMD_FIXED_MTRRS
|
||||||
|
select SUPPORT_CPU_UCODE_IN_CBFS
|
||||||
|
|
||||||
config CHIPSET_DEVICETREE
|
config CHIPSET_DEVICETREE
|
||||||
string
|
string
|
||||||
|
|
|
@ -101,8 +101,6 @@ PSP_ELF_FILE=$(objcbfs)/bootblock.elf
|
||||||
PSP_BIOSBIN_SIZE=$(shell $(READELF_bootblock) -l $(PSP_ELF_FILE) | grep LOAD | awk '{print $$5}')
|
PSP_BIOSBIN_SIZE=$(shell $(READELF_bootblock) -l $(PSP_ELF_FILE) | grep LOAD | awk '{print $$5}')
|
||||||
PSP_BIOSBIN_DEST=$(shell $(READELF_bootblock) -l $(PSP_ELF_FILE) | grep LOAD | awk '{print $$3}')
|
PSP_BIOSBIN_DEST=$(shell $(READELF_bootblock) -l $(PSP_ELF_FILE) | grep LOAD | awk '{print $$3}')
|
||||||
|
|
||||||
# type = 0x66
|
|
||||||
|
|
||||||
# type = 0xb - See #55758 (NDA) for bit definitions.
|
# type = 0xb - See #55758 (NDA) for bit definitions.
|
||||||
PSP_SOFTFUSE_BITS += 28
|
PSP_SOFTFUSE_BITS += 28
|
||||||
|
|
||||||
|
@ -183,4 +181,6 @@ apu/amdfw-file := $(obj)/amdfw.rom
|
||||||
apu/amdfw-position := $(CEZANNE_FWM_POSITION)
|
apu/amdfw-position := $(CEZANNE_FWM_POSITION)
|
||||||
apu/amdfw-type := raw
|
apu/amdfw-type := raw
|
||||||
|
|
||||||
|
cpu_microcode_bins += $(wildcard ${FIRMWARE_LOCATION}/UcodePatch_*.bin)
|
||||||
|
|
||||||
endif # ($(CONFIG_SOC_AMD_CEZANNE),y)
|
endif # ($(CONFIG_SOC_AMD_CEZANNE),y)
|
||||||
|
|
Loading…
Reference in New Issue