drivers/intel/gma/acpi: Provide default definition for displays
Use it wherever the standard numbers were copied to. Bit 31 is set at runtime unconditionally, so we don't need it here. Change-Id: I0d853c3b8250a2c7b2d1a91985a555e4b17ad76c Signed-off-by: Nico Huber <nico.h@gmx.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/39731 Reviewed-by: Patrick Rudolph <siro@das-labor.org> Reviewed-by: Matt DeVillier <matt.devillier@gmail.com> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
9af0b15e95
commit
b0b25c8e9c
|
@ -92,6 +92,11 @@ struct i915_gpu_controller_info
|
||||||
u32 did[5];
|
u32 did[5];
|
||||||
};
|
};
|
||||||
|
|
||||||
|
#define GMA_STATIC_DISPLAYS(ssc) { \
|
||||||
|
.use_spread_spectrum_clock = (ssc), \
|
||||||
|
.ndid = 3, .did = { 0x0100, 0x0240, 0x0410, } \
|
||||||
|
}
|
||||||
|
|
||||||
void
|
void
|
||||||
drivers_intel_gma_displays_ssdt_generate(const struct i915_gpu_controller_info *conf);
|
drivers_intel_gma_displays_ssdt_generate(const struct i915_gpu_controller_info *conf);
|
||||||
const struct i915_gpu_controller_info *
|
const struct i915_gpu_controller_info *
|
||||||
|
|
|
@ -15,8 +15,7 @@
|
||||||
|
|
||||||
chip northbridge/intel/i945
|
chip northbridge/intel/i945
|
||||||
# IGD Displays
|
# IGD Displays
|
||||||
register "gfx.ndid" = "3"
|
register "gfx" = "GMA_STATIC_DISPLAYS(0)"
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
|
|
||||||
|
|
||||||
register "gpu_hotplug" = "0x00000220"
|
register "gpu_hotplug" = "0x00000220"
|
||||||
register "gpu_lvds_use_spread_spectrum_clock" = "1"
|
register "gpu_lvds_use_spread_spectrum_clock" = "1"
|
||||||
|
|
|
@ -10,9 +10,8 @@
|
||||||
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||||
# GNU General Public License for more details.
|
# GNU General Public License for more details.
|
||||||
|
|
||||||
chip northbridge/intel/sandybridge # FIXME: check gfx.ndid and gfx.did
|
chip northbridge/intel/sandybridge # FIXME: check gfx
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
|
register "gfx" = "GMA_STATIC_DISPLAYS(0)"
|
||||||
register "gfx.ndid" = "3"
|
|
||||||
register "gpu_dp_b_hotplug" = "4"
|
register "gpu_dp_b_hotplug" = "4"
|
||||||
register "gpu_dp_c_hotplug" = "4"
|
register "gpu_dp_c_hotplug" = "4"
|
||||||
register "gpu_dp_d_hotplug" = "4"
|
register "gpu_dp_d_hotplug" = "4"
|
||||||
|
|
|
@ -25,12 +25,7 @@ static const unsigned char qemu_q35_irqs[] = {
|
||||||
10, 10, 11, 11,
|
10, 10, 11, 11,
|
||||||
};
|
};
|
||||||
|
|
||||||
struct i915_gpu_controller_info gfx_controller_info = {
|
struct i915_gpu_controller_info gfx_controller_info = GMA_STATIC_DISPLAYS(0);
|
||||||
.ndid = 3,
|
|
||||||
.did = {
|
|
||||||
0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005
|
|
||||||
}
|
|
||||||
};
|
|
||||||
|
|
||||||
const struct i915_gpu_controller_info *
|
const struct i915_gpu_controller_info *
|
||||||
intel_gma_get_controller_info(void)
|
intel_gma_get_controller_info(void)
|
||||||
|
|
|
@ -1,7 +1,6 @@
|
||||||
chip northbridge/intel/sandybridge
|
chip northbridge/intel/sandybridge
|
||||||
# IGD Displays
|
# IGD Displays
|
||||||
register "gfx.ndid" = "3"
|
register "gfx" = "GMA_STATIC_DISPLAYS(0)"
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
|
|
||||||
|
|
||||||
# Enable DisplayPort Hotplug with 6ms pulse
|
# Enable DisplayPort Hotplug with 6ms pulse
|
||||||
register "gpu_dp_d_hotplug" = "0x06"
|
register "gpu_dp_d_hotplug" = "0x06"
|
||||||
|
|
|
@ -1,7 +1,6 @@
|
||||||
chip northbridge/intel/sandybridge
|
chip northbridge/intel/sandybridge
|
||||||
# IGD Displays
|
# IGD Displays
|
||||||
register "gfx.ndid" = "3"
|
register "gfx" = "GMA_STATIC_DISPLAYS(0)"
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
|
|
||||||
|
|
||||||
# Enable DisplayPort B Hotplug with 6ms pulse
|
# Enable DisplayPort B Hotplug with 6ms pulse
|
||||||
register "gpu_dp_b_hotplug" = "0x06"
|
register "gpu_dp_b_hotplug" = "0x06"
|
||||||
|
|
|
@ -1,7 +1,6 @@
|
||||||
chip northbridge/intel/haswell
|
chip northbridge/intel/haswell
|
||||||
# IGD Displays
|
# IGD Displays
|
||||||
register "gfx.ndid" = "3"
|
register "gfx" = "GMA_STATIC_DISPLAYS(0)"
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
|
|
||||||
|
|
||||||
# Enable eDP Hotplug with 6ms pulse
|
# Enable eDP Hotplug with 6ms pulse
|
||||||
register "gpu_dp_d_hotplug" = "0x06"
|
register "gpu_dp_d_hotplug" = "0x06"
|
||||||
|
|
|
@ -1,7 +1,6 @@
|
||||||
chip northbridge/intel/haswell
|
chip northbridge/intel/haswell
|
||||||
# IGD Displays
|
# IGD Displays
|
||||||
register "gfx.ndid" = "3"
|
register "gfx" = "GMA_STATIC_DISPLAYS(0)"
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
|
|
||||||
|
|
||||||
# Enable eDP Hotplug with 6ms pulse
|
# Enable eDP Hotplug with 6ms pulse
|
||||||
register "gpu_dp_d_hotplug" = "0x06"
|
register "gpu_dp_d_hotplug" = "0x06"
|
||||||
|
|
|
@ -1,7 +1,6 @@
|
||||||
chip northbridge/intel/haswell
|
chip northbridge/intel/haswell
|
||||||
# IGD Displays
|
# IGD Displays
|
||||||
register "gfx.ndid" = "3"
|
register "gfx" = "GMA_STATIC_DISPLAYS(0)"
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
|
|
||||||
|
|
||||||
# Enable eDP Hotplug with 6ms pulse
|
# Enable eDP Hotplug with 6ms pulse
|
||||||
register "gpu_dp_d_hotplug" = "0x06"
|
register "gpu_dp_d_hotplug" = "0x06"
|
||||||
|
|
|
@ -1,7 +1,6 @@
|
||||||
chip northbridge/intel/haswell
|
chip northbridge/intel/haswell
|
||||||
# IGD Displays
|
# IGD Displays
|
||||||
register "gfx.ndid" = "3"
|
register "gfx" = "GMA_STATIC_DISPLAYS(0)"
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
|
|
||||||
|
|
||||||
# Enable eDP Hotplug with 6ms pulse
|
# Enable eDP Hotplug with 6ms pulse
|
||||||
register "gpu_dp_d_hotplug" = "0x06"
|
register "gpu_dp_d_hotplug" = "0x06"
|
||||||
|
|
|
@ -1,7 +1,6 @@
|
||||||
chip northbridge/intel/sandybridge
|
chip northbridge/intel/sandybridge
|
||||||
# IGD Displays
|
# IGD Displays
|
||||||
register "gfx.ndid" = "3"
|
register "gfx" = "GMA_STATIC_DISPLAYS(0)"
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
|
|
||||||
|
|
||||||
# Enable DisplayPort Hotplug with 6ms pulse
|
# Enable DisplayPort Hotplug with 6ms pulse
|
||||||
register "gpu_dp_d_hotplug" = "0x06"
|
register "gpu_dp_d_hotplug" = "0x06"
|
||||||
|
@ -15,7 +14,6 @@ chip northbridge/intel/sandybridge
|
||||||
register "gpu_panel_power_backlight_off_delay" = "2100" # TD: 210ms
|
register "gpu_panel_power_backlight_off_delay" = "2100" # TD: 210ms
|
||||||
|
|
||||||
# For native gfx
|
# For native gfx
|
||||||
register "gfx.use_spread_spectrum_clock" = "0"
|
|
||||||
register "gpu_cpu_backlight" = "0x1155"
|
register "gpu_cpu_backlight" = "0x1155"
|
||||||
register "gpu_pch_backlight" = "0x06100610"
|
register "gpu_pch_backlight" = "0x06100610"
|
||||||
|
|
||||||
|
|
|
@ -1,7 +1,6 @@
|
||||||
chip northbridge/intel/i945
|
chip northbridge/intel/i945
|
||||||
# IGD Displays
|
# IGD Displays
|
||||||
register "gfx.ndid" = "3"
|
register "gfx" = "GMA_STATIC_DISPLAYS(0)"
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
|
|
||||||
|
|
||||||
device cpu_cluster 0 on
|
device cpu_cluster 0 on
|
||||||
chip cpu/intel/socket_m
|
chip cpu/intel/socket_m
|
||||||
|
|
|
@ -1,7 +1,6 @@
|
||||||
chip northbridge/intel/haswell
|
chip northbridge/intel/haswell
|
||||||
# IGD Displays
|
# IGD Displays
|
||||||
register "gfx.ndid" = "3"
|
register "gfx" = "GMA_STATIC_DISPLAYS(0)"
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
|
|
||||||
|
|
||||||
# Enable DisplayPort 1 Hotplug with 6ms pulse
|
# Enable DisplayPort 1 Hotplug with 6ms pulse
|
||||||
register "gpu_dp_d_hotplug" = "0x06"
|
register "gpu_dp_d_hotplug" = "0x06"
|
||||||
|
|
|
@ -1,7 +1,6 @@
|
||||||
chip northbridge/intel/sandybridge
|
chip northbridge/intel/sandybridge
|
||||||
# IGD Displays
|
# IGD Displays
|
||||||
register "gfx.ndid" = "3"
|
register "gfx" = "GMA_STATIC_DISPLAYS(0)"
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
|
|
||||||
|
|
||||||
# Enable DisplayPort 1 Hotplug with 6ms pulse
|
# Enable DisplayPort 1 Hotplug with 6ms pulse
|
||||||
register "gpu_dp_d_hotplug" = "0x06"
|
register "gpu_dp_d_hotplug" = "0x06"
|
||||||
|
|
|
@ -1,7 +1,6 @@
|
||||||
chip northbridge/intel/sandybridge
|
chip northbridge/intel/sandybridge
|
||||||
# IGD Displays
|
# IGD Displays
|
||||||
register "gfx.ndid" = "3"
|
register "gfx" = "GMA_STATIC_DISPLAYS(0)"
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
|
|
||||||
|
|
||||||
# Enable DisplayPort 1 Hotplug with 6ms pulse
|
# Enable DisplayPort 1 Hotplug with 6ms pulse
|
||||||
register "gpu_dp_d_hotplug" = "0x06"
|
register "gpu_dp_d_hotplug" = "0x06"
|
||||||
|
|
|
@ -1,7 +1,6 @@
|
||||||
chip northbridge/intel/i945
|
chip northbridge/intel/i945
|
||||||
# IGD Displays
|
# IGD Displays
|
||||||
register "gfx.ndid" = "3"
|
register "gfx" = "GMA_STATIC_DISPLAYS(0)"
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
|
|
||||||
|
|
||||||
device cpu_cluster 0 on
|
device cpu_cluster 0 on
|
||||||
chip cpu/intel/socket_m
|
chip cpu/intel/socket_m
|
||||||
|
|
|
@ -1,7 +1,6 @@
|
||||||
chip northbridge/intel/sandybridge
|
chip northbridge/intel/sandybridge
|
||||||
# IGD Displays
|
# IGD Displays
|
||||||
register "gfx.ndid" = "3"
|
register "gfx" = "GMA_STATIC_DISPLAYS(0)"
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
|
|
||||||
|
|
||||||
device cpu_cluster 0 on
|
device cpu_cluster 0 on
|
||||||
chip cpu/intel/model_206ax
|
chip cpu/intel/model_206ax
|
||||||
|
|
|
@ -1,7 +1,5 @@
|
||||||
chip northbridge/intel/sandybridge
|
chip northbridge/intel/sandybridge
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
|
register "gfx" = "GMA_STATIC_DISPLAYS(0)"
|
||||||
register "gfx.ndid" = "3"
|
|
||||||
register "gfx.use_spread_spectrum_clock" = "0"
|
|
||||||
register "gpu_cpu_backlight" = "0x00000000"
|
register "gpu_cpu_backlight" = "0x00000000"
|
||||||
register "gpu_dp_b_hotplug" = "0"
|
register "gpu_dp_b_hotplug" = "0"
|
||||||
register "gpu_dp_c_hotplug" = "0"
|
register "gpu_dp_c_hotplug" = "0"
|
||||||
|
|
|
@ -1,7 +1,5 @@
|
||||||
chip northbridge/intel/sandybridge
|
chip northbridge/intel/sandybridge
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
|
register "gfx" = "GMA_STATIC_DISPLAYS(1)"
|
||||||
register "gfx.ndid" = "3"
|
|
||||||
register "gfx.use_spread_spectrum_clock" = "1"
|
|
||||||
register "gpu_cpu_backlight" = "0x00000060"
|
register "gpu_cpu_backlight" = "0x00000060"
|
||||||
register "gpu_dp_b_hotplug" = "4"
|
register "gpu_dp_b_hotplug" = "4"
|
||||||
register "gpu_dp_c_hotplug" = "4"
|
register "gpu_dp_c_hotplug" = "4"
|
||||||
|
|
|
@ -1,14 +1,12 @@
|
||||||
chip northbridge/intel/gm45
|
chip northbridge/intel/gm45
|
||||||
# IGD Displays
|
# IGD Displays
|
||||||
register "gfx.ndid" = "3"
|
register "gfx" = "GMA_STATIC_DISPLAYS(1)"
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
|
|
||||||
|
|
||||||
register "gpu_panel_power_up_delay" = "250" # T1+T2: 25ms
|
register "gpu_panel_power_up_delay" = "250" # T1+T2: 25ms
|
||||||
register "gpu_panel_power_down_delay" = "250" # T3: 25ms
|
register "gpu_panel_power_down_delay" = "250" # T3: 25ms
|
||||||
register "gpu_panel_power_backlight_on_delay" = "2500" # T5: 250ms
|
register "gpu_panel_power_backlight_on_delay" = "2500" # T5: 250ms
|
||||||
register "gpu_panel_power_backlight_off_delay" = "2500" # Tx: 250ms
|
register "gpu_panel_power_backlight_off_delay" = "2500" # Tx: 250ms
|
||||||
register "gpu_panel_power_cycle_delay" = "3" # T4: 200ms
|
register "gpu_panel_power_cycle_delay" = "3" # T4: 200ms
|
||||||
register "gfx.use_spread_spectrum_clock" = "1"
|
|
||||||
|
|
||||||
device cpu_cluster 0 on
|
device cpu_cluster 0 on
|
||||||
chip cpu/intel/socket_p
|
chip cpu/intel/socket_p
|
||||||
|
|
|
@ -15,8 +15,7 @@
|
||||||
|
|
||||||
chip northbridge/intel/ironlake
|
chip northbridge/intel/ironlake
|
||||||
# IGD Displays
|
# IGD Displays
|
||||||
register "gfx.ndid" = "3"
|
register "gfx" = "GMA_STATIC_DISPLAYS(1)"
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410 }"
|
|
||||||
|
|
||||||
# Enable DisplayPort Hotplug with 6ms pulse
|
# Enable DisplayPort Hotplug with 6ms pulse
|
||||||
register "gpu_dp_d_hotplug" = "0x06"
|
register "gpu_dp_d_hotplug" = "0x06"
|
||||||
|
@ -30,7 +29,6 @@ chip northbridge/intel/ironlake
|
||||||
register "gpu_panel_power_backlight_off_delay" = "0"
|
register "gpu_panel_power_backlight_off_delay" = "0"
|
||||||
register "gpu_cpu_backlight" = "0x58d"
|
register "gpu_cpu_backlight" = "0x58d"
|
||||||
register "gpu_pch_backlight" = "0x061a061a"
|
register "gpu_pch_backlight" = "0x061a061a"
|
||||||
register "gfx.use_spread_spectrum_clock" = "1"
|
|
||||||
|
|
||||||
device cpu_cluster 0 on
|
device cpu_cluster 0 on
|
||||||
chip cpu/intel/model_2065x
|
chip cpu/intel/model_2065x
|
||||||
|
|
|
@ -1,7 +1,6 @@
|
||||||
chip northbridge/intel/sandybridge
|
chip northbridge/intel/sandybridge
|
||||||
# IGD Displays
|
# IGD Displays
|
||||||
register "gfx.ndid" = "3"
|
register "gfx" = "GMA_STATIC_DISPLAYS(1)"
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
|
|
||||||
|
|
||||||
# Enable DisplayPort Hotplug with 6ms pulse
|
# Enable DisplayPort Hotplug with 6ms pulse
|
||||||
register "gpu_dp_d_hotplug" = "0x06"
|
register "gpu_dp_d_hotplug" = "0x06"
|
||||||
|
@ -13,7 +12,6 @@ chip northbridge/intel/sandybridge
|
||||||
register "gpu_panel_power_down_delay" = "300" # T5+T6: 30ms
|
register "gpu_panel_power_down_delay" = "300" # T5+T6: 30ms
|
||||||
register "gpu_panel_power_backlight_on_delay" = "2000" # T3: 200ms
|
register "gpu_panel_power_backlight_on_delay" = "2000" # T3: 200ms
|
||||||
register "gpu_panel_power_backlight_off_delay" = "2000" # T4: 200ms
|
register "gpu_panel_power_backlight_off_delay" = "2000" # T4: 200ms
|
||||||
register "gfx.use_spread_spectrum_clock" = "1"
|
|
||||||
register "gpu_cpu_backlight" = "0x1155"
|
register "gpu_cpu_backlight" = "0x1155"
|
||||||
register "gpu_pch_backlight" = "0x06100610"
|
register "gpu_pch_backlight" = "0x06100610"
|
||||||
|
|
||||||
|
|
|
@ -1,6 +1,5 @@
|
||||||
chip northbridge/intel/sandybridge
|
chip northbridge/intel/sandybridge
|
||||||
register "gfx.ndid" = "3"
|
register "gfx" = "GMA_STATIC_DISPLAYS(1)"
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
|
|
||||||
|
|
||||||
# Enable DisplayPort Hotplug with 6ms pulse
|
# Enable DisplayPort Hotplug with 6ms pulse
|
||||||
register "gpu_dp_d_hotplug" = "0x06"
|
register "gpu_dp_d_hotplug" = "0x06"
|
||||||
|
@ -12,7 +11,6 @@ chip northbridge/intel/sandybridge
|
||||||
register "gpu_panel_power_down_delay" = "300" # T5+T6: 30ms
|
register "gpu_panel_power_down_delay" = "300" # T5+T6: 30ms
|
||||||
register "gpu_panel_power_backlight_on_delay" = "2000" # T3: 200ms
|
register "gpu_panel_power_backlight_on_delay" = "2000" # T3: 200ms
|
||||||
register "gpu_panel_power_backlight_off_delay" = "2000" # T4: 200ms
|
register "gpu_panel_power_backlight_off_delay" = "2000" # T4: 200ms
|
||||||
register "gfx.use_spread_spectrum_clock" = "1"
|
|
||||||
register "gpu_cpu_backlight" = "0x1155"
|
register "gpu_cpu_backlight" = "0x1155"
|
||||||
register "gpu_pch_backlight" = "0x06100610"
|
register "gpu_pch_backlight" = "0x06100610"
|
||||||
|
|
||||||
|
|
|
@ -1,6 +1,5 @@
|
||||||
chip northbridge/intel/sandybridge
|
chip northbridge/intel/sandybridge
|
||||||
register "gfx.ndid" = "3"
|
register "gfx" = "GMA_STATIC_DISPLAYS(1)"
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410 }"
|
|
||||||
|
|
||||||
# Enable DisplayPort Hotplug with 6ms pulse
|
# Enable DisplayPort Hotplug with 6ms pulse
|
||||||
register "gpu_dp_d_hotplug" = "0x06"
|
register "gpu_dp_d_hotplug" = "0x06"
|
||||||
|
@ -12,7 +11,6 @@ chip northbridge/intel/sandybridge
|
||||||
register "gpu_panel_power_down_delay" = "100" # T5+T6: 10ms
|
register "gpu_panel_power_down_delay" = "100" # T5+T6: 10ms
|
||||||
register "gpu_panel_power_backlight_on_delay" = "2100" # T3: 210ms
|
register "gpu_panel_power_backlight_on_delay" = "2100" # T3: 210ms
|
||||||
register "gpu_panel_power_backlight_off_delay" = "2100" # T4: 210ms
|
register "gpu_panel_power_backlight_off_delay" = "2100" # T4: 210ms
|
||||||
register "gfx.use_spread_spectrum_clock" = "1"
|
|
||||||
register "gpu_cpu_backlight" = "0x1155"
|
register "gpu_cpu_backlight" = "0x1155"
|
||||||
register "gpu_pch_backlight" = "0x11551155"
|
register "gpu_pch_backlight" = "0x11551155"
|
||||||
|
|
||||||
|
|
|
@ -1,6 +1,5 @@
|
||||||
chip northbridge/intel/sandybridge
|
chip northbridge/intel/sandybridge
|
||||||
register "gfx.ndid" = "3"
|
register "gfx" = "GMA_STATIC_DISPLAYS(1)"
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
|
|
||||||
|
|
||||||
# Enable DisplayPort Hotplug with 6ms pulse
|
# Enable DisplayPort Hotplug with 6ms pulse
|
||||||
register "gpu_dp_d_hotplug" = "0x06"
|
register "gpu_dp_d_hotplug" = "0x06"
|
||||||
|
@ -12,7 +11,6 @@ chip northbridge/intel/sandybridge
|
||||||
register "gpu_panel_power_down_delay" = "100" # T5+T6: 10ms
|
register "gpu_panel_power_down_delay" = "100" # T5+T6: 10ms
|
||||||
register "gpu_panel_power_backlight_on_delay" = "2100" # T3: 210ms
|
register "gpu_panel_power_backlight_on_delay" = "2100" # T3: 210ms
|
||||||
register "gpu_panel_power_backlight_off_delay" = "2100" # T4: 210ms
|
register "gpu_panel_power_backlight_off_delay" = "2100" # T4: 210ms
|
||||||
register "gfx.use_spread_spectrum_clock" = "1"
|
|
||||||
register "gpu_cpu_backlight" = "0x1155"
|
register "gpu_cpu_backlight" = "0x1155"
|
||||||
register "gpu_pch_backlight" = "0x11551155"
|
register "gpu_pch_backlight" = "0x11551155"
|
||||||
|
|
||||||
|
|
|
@ -1,6 +1,5 @@
|
||||||
chip northbridge/intel/haswell
|
chip northbridge/intel/haswell
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410 }"
|
register "gfx" = "GMA_STATIC_DISPLAYS(0)"
|
||||||
register "gfx.ndid" = "3"
|
|
||||||
register "gpu_ddi_e_connected" = "1"
|
register "gpu_ddi_e_connected" = "1"
|
||||||
register "gpu_dp_b_hotplug" = "4"
|
register "gpu_dp_b_hotplug" = "4"
|
||||||
register "gpu_dp_c_hotplug" = "4"
|
register "gpu_dp_c_hotplug" = "4"
|
||||||
|
|
|
@ -1,7 +1,6 @@
|
||||||
chip northbridge/intel/sandybridge
|
chip northbridge/intel/sandybridge
|
||||||
# IGD Displays
|
# IGD Displays
|
||||||
register "gfx.ndid" = "3"
|
register "gfx" = "GMA_STATIC_DISPLAYS(1)"
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
|
|
||||||
|
|
||||||
# Enable DisplayPort Hotplug with 6ms pulse
|
# Enable DisplayPort Hotplug with 6ms pulse
|
||||||
register "gpu_dp_d_hotplug" = "0x06"
|
register "gpu_dp_d_hotplug" = "0x06"
|
||||||
|
@ -13,7 +12,6 @@ chip northbridge/intel/sandybridge
|
||||||
register "gpu_panel_power_down_delay" = "300" # T5+T6: 30ms
|
register "gpu_panel_power_down_delay" = "300" # T5+T6: 30ms
|
||||||
register "gpu_panel_power_backlight_on_delay" = "2000" # T3: 200ms
|
register "gpu_panel_power_backlight_on_delay" = "2000" # T3: 200ms
|
||||||
register "gpu_panel_power_backlight_off_delay" = "2000" # T4: 200ms
|
register "gpu_panel_power_backlight_off_delay" = "2000" # T4: 200ms
|
||||||
register "gfx.use_spread_spectrum_clock" = "1"
|
|
||||||
register "gpu_cpu_backlight" = "0x1155"
|
register "gpu_cpu_backlight" = "0x1155"
|
||||||
register "gpu_pch_backlight" = "0x06100610"
|
register "gpu_pch_backlight" = "0x06100610"
|
||||||
|
|
||||||
|
|
|
@ -1,7 +1,6 @@
|
||||||
chip northbridge/intel/sandybridge
|
chip northbridge/intel/sandybridge
|
||||||
# IGD Displays
|
# IGD Displays
|
||||||
register "gfx.ndid" = "3"
|
register "gfx" = "GMA_STATIC_DISPLAYS(1)"
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
|
|
||||||
|
|
||||||
# Enable DisplayPort Hotplug with 6ms pulse
|
# Enable DisplayPort Hotplug with 6ms pulse
|
||||||
register "gpu_dp_d_hotplug" = "0x06"
|
register "gpu_dp_d_hotplug" = "0x06"
|
||||||
|
@ -13,7 +12,6 @@ chip northbridge/intel/sandybridge
|
||||||
register "gpu_panel_power_down_delay" = "100" # T5+T6: 10ms
|
register "gpu_panel_power_down_delay" = "100" # T5+T6: 10ms
|
||||||
register "gpu_panel_power_backlight_on_delay" = "2000" # T3: 200ms
|
register "gpu_panel_power_backlight_on_delay" = "2000" # T3: 200ms
|
||||||
register "gpu_panel_power_backlight_off_delay" = "2000" # T4: 200ms
|
register "gpu_panel_power_backlight_off_delay" = "2000" # T4: 200ms
|
||||||
register "gfx.use_spread_spectrum_clock" = "1"
|
|
||||||
register "gpu_cpu_backlight" = "0x1155"
|
register "gpu_cpu_backlight" = "0x1155"
|
||||||
register "gpu_pch_backlight" = "0x11551155"
|
register "gpu_pch_backlight" = "0x11551155"
|
||||||
|
|
||||||
|
|
|
@ -1,7 +1,6 @@
|
||||||
chip northbridge/intel/sandybridge
|
chip northbridge/intel/sandybridge
|
||||||
# IGD Displays
|
# IGD Displays
|
||||||
register "gfx.ndid" = "3"
|
register "gfx" = "GMA_STATIC_DISPLAYS(1)"
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410 }"
|
|
||||||
|
|
||||||
# Enable DisplayPort Hotplug with 6ms pulse
|
# Enable DisplayPort Hotplug with 6ms pulse
|
||||||
register "gpu_dp_d_hotplug" = "0x06"
|
register "gpu_dp_d_hotplug" = "0x06"
|
||||||
|
@ -13,7 +12,6 @@ chip northbridge/intel/sandybridge
|
||||||
register "gpu_panel_power_down_delay" = "100" # T5+T6: 10ms
|
register "gpu_panel_power_down_delay" = "100" # T5+T6: 10ms
|
||||||
register "gpu_panel_power_backlight_on_delay" = "2000" # T3: 200ms
|
register "gpu_panel_power_backlight_on_delay" = "2000" # T3: 200ms
|
||||||
register "gpu_panel_power_backlight_off_delay" = "2000" # T4: 200ms
|
register "gpu_panel_power_backlight_off_delay" = "2000" # T4: 200ms
|
||||||
register "gfx.use_spread_spectrum_clock" = "1"
|
|
||||||
register "gpu_cpu_backlight" = "0x1155"
|
register "gpu_cpu_backlight" = "0x1155"
|
||||||
register "gpu_pch_backlight" = "0x11551155"
|
register "gpu_pch_backlight" = "0x11551155"
|
||||||
|
|
||||||
|
|
|
@ -15,8 +15,7 @@
|
||||||
|
|
||||||
chip northbridge/intel/i945
|
chip northbridge/intel/i945
|
||||||
# IGD Displays
|
# IGD Displays
|
||||||
register "gfx.ndid" = "3"
|
register "gfx" = "GMA_STATIC_DISPLAYS(0)"
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
|
|
||||||
|
|
||||||
register "gpu_hotplug" = "0x00000220"
|
register "gpu_hotplug" = "0x00000220"
|
||||||
register "gpu_lvds_use_spread_spectrum_clock" = "1"
|
register "gpu_lvds_use_spread_spectrum_clock" = "1"
|
||||||
|
|
|
@ -1,7 +1,6 @@
|
||||||
chip northbridge/intel/sandybridge
|
chip northbridge/intel/sandybridge
|
||||||
# IGD Displays
|
# IGD Displays
|
||||||
register "gfx.ndid" = "3"
|
register "gfx" = "GMA_STATIC_DISPLAYS(1)"
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410 }"
|
|
||||||
|
|
||||||
register "gpu_dp_d_hotplug" = "0x04"
|
register "gpu_dp_d_hotplug" = "0x04"
|
||||||
|
|
||||||
|
@ -12,7 +11,6 @@ chip northbridge/intel/sandybridge
|
||||||
register "gpu_panel_power_down_delay" = "100"
|
register "gpu_panel_power_down_delay" = "100"
|
||||||
register "gpu_panel_power_backlight_on_delay" = "3000"
|
register "gpu_panel_power_backlight_on_delay" = "3000"
|
||||||
register "gpu_panel_power_backlight_off_delay" = "2000"
|
register "gpu_panel_power_backlight_off_delay" = "2000"
|
||||||
register "gfx.use_spread_spectrum_clock" = "1"
|
|
||||||
register "gpu_cpu_backlight" = "0x1155"
|
register "gpu_cpu_backlight" = "0x1155"
|
||||||
register "gpu_pch_backlight" = "0x11551155"
|
register "gpu_pch_backlight" = "0x11551155"
|
||||||
|
|
||||||
|
|
|
@ -1,7 +1,5 @@
|
||||||
chip northbridge/intel/sandybridge
|
chip northbridge/intel/sandybridge
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
|
register "gfx" = "GMA_STATIC_DISPLAYS(1)"
|
||||||
register "gfx.ndid" = "3"
|
|
||||||
register "gfx.use_spread_spectrum_clock" = "1"
|
|
||||||
register "gpu_cpu_backlight" = "0x00001155"
|
register "gpu_cpu_backlight" = "0x00001155"
|
||||||
register "gpu_dp_b_hotplug" = "4"
|
register "gpu_dp_b_hotplug" = "4"
|
||||||
register "gpu_dp_c_hotplug" = "4"
|
register "gpu_dp_c_hotplug" = "4"
|
||||||
|
|
|
@ -1,14 +1,12 @@
|
||||||
chip northbridge/intel/gm45
|
chip northbridge/intel/gm45
|
||||||
# IGD Displays
|
# IGD Displays
|
||||||
register "gfx.ndid" = "3"
|
register "gfx" = "GMA_STATIC_DISPLAYS(1)"
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
|
|
||||||
|
|
||||||
register "gpu_panel_power_up_delay" = "250" # T1+T2: 25ms
|
register "gpu_panel_power_up_delay" = "250" # T1+T2: 25ms
|
||||||
register "gpu_panel_power_down_delay" = "250" # T3: 25ms
|
register "gpu_panel_power_down_delay" = "250" # T3: 25ms
|
||||||
register "gpu_panel_power_backlight_on_delay" = "2500" # T5: 250ms
|
register "gpu_panel_power_backlight_on_delay" = "2500" # T5: 250ms
|
||||||
register "gpu_panel_power_backlight_off_delay" = "2500" # Tx: 250ms
|
register "gpu_panel_power_backlight_off_delay" = "2500" # Tx: 250ms
|
||||||
register "gpu_panel_power_cycle_delay" = "3" # T4: 200ms
|
register "gpu_panel_power_cycle_delay" = "3" # T4: 200ms
|
||||||
register "gfx.use_spread_spectrum_clock" = "1"
|
|
||||||
|
|
||||||
device cpu_cluster 0 on
|
device cpu_cluster 0 on
|
||||||
chip cpu/intel/socket_BGA956
|
chip cpu/intel/socket_BGA956
|
||||||
|
|
|
@ -15,8 +15,7 @@
|
||||||
|
|
||||||
chip northbridge/intel/ironlake
|
chip northbridge/intel/ironlake
|
||||||
# IGD Displays
|
# IGD Displays
|
||||||
register "gfx.ndid" = "3"
|
register "gfx" = "GMA_STATIC_DISPLAYS(1)"
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
|
|
||||||
|
|
||||||
|
|
||||||
# Enable DisplayPort Hotplug with 6ms pulse
|
# Enable DisplayPort Hotplug with 6ms pulse
|
||||||
|
@ -31,7 +30,6 @@ chip northbridge/intel/ironlake
|
||||||
register "gpu_panel_power_backlight_off_delay" = "2500"
|
register "gpu_panel_power_backlight_off_delay" = "2500"
|
||||||
register "gpu_cpu_backlight" = "0x58d"
|
register "gpu_cpu_backlight" = "0x58d"
|
||||||
register "gpu_pch_backlight" = "0x061a061a"
|
register "gpu_pch_backlight" = "0x061a061a"
|
||||||
register "gfx.use_spread_spectrum_clock" = "1"
|
|
||||||
|
|
||||||
device cpu_cluster 0 on
|
device cpu_cluster 0 on
|
||||||
chip cpu/intel/model_2065x
|
chip cpu/intel/model_2065x
|
||||||
|
|
|
@ -1,7 +1,6 @@
|
||||||
chip northbridge/intel/sandybridge
|
chip northbridge/intel/sandybridge
|
||||||
# IGD Displays
|
# IGD Displays
|
||||||
register "gfx.ndid" = "3"
|
register "gfx" = "GMA_STATIC_DISPLAYS(1)"
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
|
|
||||||
|
|
||||||
# Enable DisplayPort Hotplug with 6ms pulse
|
# Enable DisplayPort Hotplug with 6ms pulse
|
||||||
register "gpu_dp_d_hotplug" = "0x06"
|
register "gpu_dp_d_hotplug" = "0x06"
|
||||||
|
@ -13,7 +12,6 @@ chip northbridge/intel/sandybridge
|
||||||
register "gpu_panel_power_down_delay" = "300" # T5+T6: 30ms
|
register "gpu_panel_power_down_delay" = "300" # T5+T6: 30ms
|
||||||
register "gpu_panel_power_backlight_on_delay" = "2000" # T3: 200ms
|
register "gpu_panel_power_backlight_on_delay" = "2000" # T3: 200ms
|
||||||
register "gpu_panel_power_backlight_off_delay" = "2000" # T4: 200ms
|
register "gpu_panel_power_backlight_off_delay" = "2000" # T4: 200ms
|
||||||
register "gfx.use_spread_spectrum_clock" = "1"
|
|
||||||
register "gpu_cpu_backlight" = "0x1155"
|
register "gpu_cpu_backlight" = "0x1155"
|
||||||
register "gpu_pch_backlight" = "0x06100610"
|
register "gpu_pch_backlight" = "0x06100610"
|
||||||
|
|
||||||
|
|
|
@ -1,7 +1,6 @@
|
||||||
chip northbridge/intel/sandybridge
|
chip northbridge/intel/sandybridge
|
||||||
# IGD Displays
|
# IGD Displays
|
||||||
register "gfx.ndid" = "3"
|
register "gfx" = "GMA_STATIC_DISPLAYS(1)"
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
|
|
||||||
|
|
||||||
# Enable DisplayPort Hotplug with 6ms pulse
|
# Enable DisplayPort Hotplug with 6ms pulse
|
||||||
register "gpu_dp_d_hotplug" = "0x06"
|
register "gpu_dp_d_hotplug" = "0x06"
|
||||||
|
@ -13,7 +12,6 @@ chip northbridge/intel/sandybridge
|
||||||
register "gpu_panel_power_down_delay" = "100" # T5+T6: 10ms
|
register "gpu_panel_power_down_delay" = "100" # T5+T6: 10ms
|
||||||
register "gpu_panel_power_backlight_on_delay" = "2100" # T3: 210ms
|
register "gpu_panel_power_backlight_on_delay" = "2100" # T3: 210ms
|
||||||
register "gpu_panel_power_backlight_off_delay" = "2100" # T4: 210ms
|
register "gpu_panel_power_backlight_off_delay" = "2100" # T4: 210ms
|
||||||
register "gfx.use_spread_spectrum_clock" = "1"
|
|
||||||
register "gpu_cpu_backlight" = "0x1155"
|
register "gpu_cpu_backlight" = "0x1155"
|
||||||
register "gpu_pch_backlight" = "0x11551155"
|
register "gpu_pch_backlight" = "0x11551155"
|
||||||
|
|
||||||
|
|
|
@ -15,8 +15,7 @@
|
||||||
|
|
||||||
chip northbridge/intel/i945
|
chip northbridge/intel/i945
|
||||||
# IGD Displays
|
# IGD Displays
|
||||||
register "gfx.ndid" = "3"
|
register "gfx" = "GMA_STATIC_DISPLAYS(0)"
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
|
|
||||||
|
|
||||||
register "gpu_hotplug" = "0x00000220"
|
register "gpu_hotplug" = "0x00000220"
|
||||||
register "gpu_lvds_use_spread_spectrum_clock" = "1"
|
register "gpu_lvds_use_spread_spectrum_clock" = "1"
|
||||||
|
|
|
@ -15,8 +15,7 @@
|
||||||
|
|
||||||
chip northbridge/intel/ironlake
|
chip northbridge/intel/ironlake
|
||||||
# IGD Displays
|
# IGD Displays
|
||||||
register "gfx.ndid" = "3"
|
register "gfx" = "GMA_STATIC_DISPLAYS(0)"
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
|
|
||||||
|
|
||||||
register "gpu_dp_b_hotplug" = "0x04"
|
register "gpu_dp_b_hotplug" = "0x04"
|
||||||
register "gpu_dp_c_hotplug" = "0x04"
|
register "gpu_dp_c_hotplug" = "0x04"
|
||||||
|
@ -31,7 +30,6 @@ chip northbridge/intel/ironlake
|
||||||
register "gpu_panel_power_backlight_off_delay" = "3000"
|
register "gpu_panel_power_backlight_off_delay" = "3000"
|
||||||
register "gpu_cpu_backlight" = "0x58d"
|
register "gpu_cpu_backlight" = "0x58d"
|
||||||
register "gpu_pch_backlight" = "0x061a061a"
|
register "gpu_pch_backlight" = "0x061a061a"
|
||||||
register "gfx.use_spread_spectrum_clock" = "0"
|
|
||||||
|
|
||||||
device cpu_cluster 0 on
|
device cpu_cluster 0 on
|
||||||
chip cpu/intel/model_2065x
|
chip cpu/intel/model_2065x
|
||||||
|
|
|
@ -15,8 +15,7 @@
|
||||||
|
|
||||||
chip northbridge/intel/i945
|
chip northbridge/intel/i945
|
||||||
# IGD Displays
|
# IGD Displays
|
||||||
register "gfx.ndid" = "3"
|
register "gfx" = "GMA_STATIC_DISPLAYS(0)"
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
|
|
||||||
|
|
||||||
device cpu_cluster 0 on
|
device cpu_cluster 0 on
|
||||||
chip cpu/intel/socket_m
|
chip cpu/intel/socket_m
|
||||||
|
|
|
@ -1,7 +1,6 @@
|
||||||
chip northbridge/intel/gm45
|
chip northbridge/intel/gm45
|
||||||
# IGD Displays
|
# IGD Displays
|
||||||
register "gfx.ndid" = "3"
|
register "gfx" = "GMA_STATIC_DISPLAYS(0)"
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
|
|
||||||
device cpu_cluster 0 on
|
device cpu_cluster 0 on
|
||||||
chip cpu/intel/socket_BGA956
|
chip cpu/intel/socket_BGA956
|
||||||
device lapic 0 on end
|
device lapic 0 on end
|
||||||
|
|
|
@ -1,7 +1,6 @@
|
||||||
chip northbridge/intel/sandybridge
|
chip northbridge/intel/sandybridge
|
||||||
# IGD Displays
|
# IGD Displays
|
||||||
register "gfx.ndid" = "3"
|
register "gfx" = "GMA_STATIC_DISPLAYS(0)"
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
|
|
||||||
|
|
||||||
# Enable DisplayPort Hotplug with 6ms pulse
|
# Enable DisplayPort Hotplug with 6ms pulse
|
||||||
register "gpu_dp_d_hotplug" = "0x06"
|
register "gpu_dp_d_hotplug" = "0x06"
|
||||||
|
|
|
@ -1,7 +1,6 @@
|
||||||
chip northbridge/intel/sandybridge
|
chip northbridge/intel/sandybridge
|
||||||
# IGD Displays
|
# IGD Displays
|
||||||
register "gfx.ndid" = "3"
|
register "gfx" = "GMA_STATIC_DISPLAYS(0)"
|
||||||
register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
|
|
||||||
|
|
||||||
# Enable DisplayPort 1 Hotplug with 6ms pulse
|
# Enable DisplayPort 1 Hotplug with 6ms pulse
|
||||||
register "gpu_dp_d_hotplug" = "0x06"
|
register "gpu_dp_d_hotplug" = "0x06"
|
||||||
|
|
Loading…
Reference in New Issue