GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

rockchip: gpio: add gpio_input_irq & gpio_irq_status 

BUG=b:35647967
TEST=boot from bob

Change-Id: I5de902ab26fe768b641f69d85a5294baf6d916e3
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: 223257d486b026c06a1f3a7a830b829efb9932dc
Original-Change-Id: I055ad5f59285cee3110d1e7cb1a53a60144712e4
Original-Signed-off-by: Jeffy Chen <jeffy.chen@rock-chips.com>
Original-Reviewed-on: https://chromium-review.googlesource.com/452285
Original-Commit-Ready: Caesar Wang <wxt@rock-chips.com>
Original-Tested-by: Caesar Wang <wxt@rock-chips.com>
Original-Reviewed-by: Julius Werner <jwerner@chromium.org>
Reviewed-on: https://review.coreboot.org/19433
Tested-by: build bot (Jenkins)
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
This commit is contained in:
Jeffy Chen 2017-03-03 18:24:02 +08:00 committed by Patrick Georgi
parent d1e3b9b700
commit b0b5987311
2 changed files with 56 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

43
src/soc/rockchip/common/gpio.c
View File

@ -56,6 +56,49 @@ void gpio_input_pullup(gpio_t gpio)
gpio_set_dir(gpio, GPIO_INPUT);
}
void gpio_input_irq(gpio_t gpio, enum gpio_irq_type type)
{
uint32_t int_polarity, inttype_level;
uint32_t mask = BIT(gpio.num);
gpio_input(gpio);
int_polarity = inttype_level = 0;
switch (type) {
case IRQ_TYPE_EDGE_RISING:
int_polarity = mask;
inttype_level = mask;
break;
case IRQ_TYPE_EDGE_FALLING:
inttype_level = mask;
break;
case IRQ_TYPE_LEVEL_HIGH:
int_polarity = mask;
break;
case IRQ_TYPE_LEVEL_LOW:
break;
}
clrsetbits_le32(&gpio_port[gpio.port]->int_polarity,
mask, int_polarity);
clrsetbits_le32(&gpio_port[gpio.port]->inttype_level,
mask, inttype_level);
setbits_le32(&gpio_port[gpio.port]->inten, mask);
clrbits_le32(&gpio_port[gpio.port]->intmask, mask);
}
int gpio_irq_status(gpio_t gpio)
{
uint32_t mask = BIT(gpio.num);
uint32_t int_status = read32(&gpio_port[gpio.port]->int_status);
if (!(int_status & mask))
return 0;
setbits_le32(&gpio_port[gpio.port]->porta_eoi, mask);
return 1;
}
int gpio_get(gpio_t gpio)
{
return (read32(&gpio_port[gpio.port]->ext_porta) >> gpio.num) & 0x1;

13
src/soc/rockchip/common/include/soc/gpio.h
View File

@ -84,6 +84,19 @@ enum gpio_dir {
GPIO_OUTPUT = 1,
};
enum gpio_irq_type {
IRQ_TYPE_EDGE_RISING = 0,
IRQ_TYPE_EDGE_FALLING,
IRQ_TYPE_LEVEL_HIGH,
IRQ_TYPE_LEVEL_LOW,
};
/* Setup and enable irq */
void gpio_input_irq(gpio_t gpio, enum gpio_irq_type);
/* Check and clear irq status */
int gpio_irq_status(gpio_t gpio);
/* The gpio pull bias setting may be different between SoCs */
u32 gpio_get_pull_val(gpio_t gpio, enum gpio_pull pull);