GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

src: Get rid of unneeded whitespace 

Change-Id: I630d49ab504d9f6e052806b516a600fa41b9a8da
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/26991
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
This commit is contained in:
Elyes HAOUAS 2018-06-09 11:59:00 +02:00 committed by Patrick Georgi
parent 68c851bcd7
commit b0f1988f89
140 changed files with 1208 additions and 1209 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/mainboard/lenovo/z61t/devicetree.cb
View File

@ -139,7 +139,6 @@ chip northbridge/intel/i945
io 0x66 = 0x1604
end
register "config0" = "0xa6"
register "config1" = "0x05"
register "config2" = "0xa0"
@ -232,7 +231,6 @@ chip northbridge/intel/i945
device i2c 5e on end
device i2c 5f on end
end
end
end
end

1
src/mainboard/pcengines/alix1c/devicetree.cb
View File

@ -81,5 +81,4 @@ chip northbridge/amd/lx
device lapic 0 on end
end
end
end

1
src/mainboard/pcengines/alix2d/devicetree.cb
View File

@ -41,5 +41,4 @@ chip northbridge/amd/lx
device lapic 0 on end
end
end
end

5
src/northbridge/amd/amdmct/mct/mct_d.c
View File

@ -3752,8 +3752,9 @@ void mct_SetDramConfigHi_D(struct DCTStatStruc *pDCTstat, u32 dct,
* Solution: From the bug report:
* 1. A software-initiated frequency change should be wrapped into the
* following sequence :
* - a) Disable Compensation (F2[1, 0]9C_x08[30])
* b) Reset the Begin Compensation bit (D3CMP->COMP_CONFIG[0]) in all the compensation engines
* a) Disable Compensation (F2[1, 0]9C_x08[30])
* b) Reset the Begin Compensation bit (D3CMP->COMP_CONFIG[0]) in
* all the compensation engines
* c) Do frequency change
* d) Enable Compensation (F2[1, 0]9C_x08[30])
* 2. A software-initiated Disable Compensation should always be

5
src/northbridge/amd/amdmct/mct_ddr3/mct_d.c
View File

@ -7908,8 +7908,9 @@ void mct_SetDramConfigHi_D(struct MCTStatStruc *pMCTstat,
* Solution: From the bug report:
* 1. A software-initiated frequency change should be wrapped into the
* following sequence :
* - a) Disable Compensation (F2[1, 0]9C_x08[30])
* b) Reset the Begin Compensation bit (D3CMP->COMP_CONFIG[0]) in all the compensation engines
* a) Disable Compensation (F2[1, 0]9C_x08[30])
* b) Reset the Begin Compensation bit (D3CMP->COMP_CONFIG[0]) in
* all the compensation engines
* c) Do frequency change
* d) Enable Compensation (F2[1, 0]9C_x08[30])
* 2. A software-initiated Disable Compensation should always be

2
src/southbridge/amd/cimx/sb900/late.c
View File

@ -387,7 +387,7 @@ static void sb900_enable(struct device *dev)
case (0x14 << 3) | 2: /* 0:14:2 HDA */
if (dev->enabled) {
if (AZALIA_DISABLE == sb_config->AzaliaController) {
if (sb_config->AzaliaController == AZALIA_DISABLE) {
sb_config->AzaliaController = AZALIA_AUTO;
}
printk(BIOS_DEBUG, "hda enabled\n");

3
util/vgabios/device.c
View File

@ -80,7 +80,8 @@ biosemu_dev_get_addr_info(void)
taa_index++;
/* legacy ranges if its a VGA card... */
if ((bios_device.dev->class & 0xFF0000) == 0x030000) {
DEBUG_PRINTF("%s: VGA device found, adding legacy resources... \n", __func__);
DEBUG_PRINTF("%s: VGA device found, adding legacy resources..."
"\n", __func__);
/* I/O 0x3B0-0x3BB */
translate_address_array[taa_index].info = IORESOURCE_FIXED | IORESOURCE_IO;
translate_address_array[taa_index].bus = bus;

4
util/vgabios/testbios.c
View File

@ -116,8 +116,8 @@ int printk(int msg_level, const char *fmt, ...)
static void usage(char *name)
{
printf
("Usage: %s [-c codesegment] [-s size] [-b base] [-i ip] [-t] <filename> ... \n",
name);
("Usage: %s [-c codesegment] [-s size] [-b base] [-i ip] [-t] "
"<filename> ...\n", name);
}
/* main entry into YABEL biosemu, arguments are: