intel/nehalem: Move TSC_MONOTONIC_TIMER
Change-Id: Ib7f2f7773d0eef5ac4e277b44ee9114aa6729527 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/34110 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Nico Huber <nico.h@gmx.de>
This commit is contained in:
parent
f2a66d2b0c
commit
b14aedc3ad
|
@ -13,6 +13,7 @@ config CPU_SPECIFIC_OPTIONS
|
|||
select SSE2
|
||||
select UDELAY_TSC
|
||||
select TSC_CONSTANT_RATE
|
||||
select TSC_MONOTONIC_TIMER
|
||||
select SMM_TSEG
|
||||
select SUPPORT_CPU_UCODE_IN_CBFS
|
||||
select PARALLEL_CPU_INIT
|
||||
|
|
|
@ -18,7 +18,6 @@ config NORTHBRIDGE_INTEL_NEHALEM
|
|||
select CPU_INTEL_MODEL_2065X
|
||||
select VGA
|
||||
select INTEL_EDID
|
||||
select TSC_MONOTONIC_TIMER
|
||||
select INTEL_GMA_ACPI
|
||||
select CACHE_MRC_SETTINGS
|
||||
select POSTCAR_STAGE
|
||||
|
|
Loading…
Reference in New Issue