GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/google/brya/var/lisbon: Update fw_config STORAGE field 

option STORAGE_EMMC 0
option STORAGE_NVME 1

BUG=b:246657849
TEST=FW_NAME=lisbon emerge-brask coreboot

Signed-off-by: Kevin Chiu <kevin.chiu.17802@gmail.com>
Change-Id: Idd52112743ee0d64aca630e54511503607770d71
Reviewed-on: https://review.coreboot.org/c/coreboot/+/70220
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Ricky Chang <rickytlchang@google.com>
Reviewed-by: Nick Vaccaro <nvaccaro@google.com>
This commit is contained in:
Kevin Chiu 2022-12-01 19:25:34 +08:00 committed by Felix Held
parent 4862d53ff2
commit b2a6151299
1 changed files with 7 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
src/mainboard/google/brya/variants/lisbon/overridetree.cb
View File

@ -1,7 +1,7 @@
fw_config fw_config
field AUDIO 0 2 field STORAGE 1 1
option AUDIO_UNKNOWN 0 option STORAGE_EMMC 0
option ALC5682IVS_I2S 1 option STORAGE_NVME 1
end end
end end
@ -149,7 +149,8 @@ chip soc/intel/alderlake
.clk_src = 0, .clk_src = 0,
.flags = PCIE_RP_LTR | PCIE_RP_AER, .flags = PCIE_RP_LTR | PCIE_RP_AER,
}" }"
end probe STORAGE STORAGE_NVME
end #NVMe
device ref tbt_pcie_rp0 off end device ref tbt_pcie_rp0 off end
device ref tbt_pcie_rp1 off end device ref tbt_pcie_rp1 off end
device ref tbt_pcie_rp2 off end device ref tbt_pcie_rp2 off end
@ -173,9 +174,7 @@ chip soc/intel/alderlake
register "property_list[0].type" = "ACPI_DP_TYPE_INTEGER" register "property_list[0].type" = "ACPI_DP_TYPE_INTEGER"
register "property_list[0].name" = ""realtek,jd-src"" register "property_list[0].name" = ""realtek,jd-src""
register "property_list[0].integer" = "1" register "property_list[0].integer" = "1"
device i2c 1a on device i2c 1a on end
probe AUDIO ALC5682IVS_I2S
end
end end
end #I2C0 end #I2C0
device ref i2c1 on device ref i2c1 on
@ -211,6 +210,7 @@ chip soc/intel/alderlake
.clk_req = 4, .clk_req = 4,
.flags = PCIE_RP_HOTPLUG | PCIE_RP_AER, .flags = PCIE_RP_HOTPLUG | PCIE_RP_AER,
}" }"
probe STORAGE STORAGE_EMMC
end #PCIE12 EMMC end #PCIE12 EMMC
device ref gspi1 off end device ref gspi1 off end
device ref pch_espi on device ref pch_espi on