GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/intel/quark: Enumerate the PCI devices 

Add the chip and domain support which enables the display of the vendor
and device IDs for the PCI devices.

Testing on Galileo:
*  Edit src/mainboard/intel/galileo/Makefile.inc file
   *  Add "select ADD_FSP_PDAT_FILE"
   *  Add "select ADD_FSP_RAW_BIN"
   *  Add "select ADD_RMU_FILE"
*  Place the FSP.bin file in the location specified by CONFIG_FSP_FILE
*  Place the pdat.bin files in the location specified by
CONFIG_FSP_PDAT_FILE
*  Place the rmu.bin file in the location specified by CONFIG_RMU_FILE
*  Testing is successful if:
   *  The PCI vendor and device IDs are displayed.

Change-Id: I517dcafd83c7dd850bc3471f939d6804a05020c3
Signed-off-by: Lee Leahy <leroy.p.leahy@intel.com>
Reviewed-on: https://review.coreboot.org/13719
Tested-by: build bot (Jenkins)
Reviewed-by: Martin Roth <martinroth@google.com>
This commit is contained in:
Lee Leahy 2016-02-14 14:33:45 -08:00 committed by Leroy P Leahy
parent a95baf9f7f
commit b457649ef6
1 changed files with 26 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

28
src/soc/intel/quark/chip.c
View File

@ -16,9 +16,10 @@
#include "chip.h" #include "chip.h"
#include <console/console.h> #include <console/console.h>
#include <device/device.h>
#include <fsp/ramstage.h> #include <fsp/ramstage.h>
static void soc_init(void *chip_info) static void chip_init(void *chip_info)
{ {
/* Perform silicon specific init. */ /* Perform silicon specific init. */
if (IS_ENABLED(CONFIG_RELOCATE_FSP_INTO_DRAM)) if (IS_ENABLED(CONFIG_RELOCATE_FSP_INTO_DRAM))
@ -27,7 +28,30 @@ static void soc_init(void *chip_info)
fsp_run_silicon_init(find_fsp(CONFIG_FSP_ESRAM_LOC), 0); fsp_run_silicon_init(find_fsp(CONFIG_FSP_ESRAM_LOC), 0);
} }
static void pci_domain_set_resources(device_t dev)
{
assign_resources(dev->link_list);
}
static struct device_operations pci_domain_ops = {
.read_resources = pci_domain_read_resources,
.set_resources = pci_domain_set_resources,
.scan_bus = pci_domain_scan_bus,
.ops_pci_bus = pci_bus_default_ops,
};
static void chip_enable_dev(device_t dev)
{
const char *type_name = dev_path_name(dev->path.type);
/* Set the operations if it is a special bus type */
printk(BIOS_DEBUG, "type: %s\n", type_name);
if (dev->path.type == DEVICE_PATH_DOMAIN)
dev->ops = &pci_domain_ops;
}
struct chip_operations soc_intel_quark_ops = { struct chip_operations soc_intel_quark_ops = {
CHIP_NAME("Intel Quark") CHIP_NAME("Intel Quark")
.init = &soc_init, .init = &chip_init,
.enable_dev = chip_enable_dev,
}; };