AGESA fam14: Remove early p-state setting
No improvement was measured with this applied. Change-Id: I99166e03f2580828c66305326f5141d956707f08 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/37754 Reviewed-by: Michał Żygowski <michal.zygowski@3mdeb.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
40a1f70bb0
commit
b4f1ecb3c7
|
@ -92,10 +92,6 @@ void amd_initmmio(void)
|
||||||
LibAmdMsrWrite(MTRR_PHYS_BASE(6), &MsrReg, &StdHeader);
|
LibAmdMsrWrite(MTRR_PHYS_BASE(6), &MsrReg, &StdHeader);
|
||||||
MsrReg = ((1ULL << CONFIG_CPU_ADDR_BITS) - CACHE_ROM_SIZE) | MTRR_PHYS_MASK_VALID;
|
MsrReg = ((1ULL << CONFIG_CPU_ADDR_BITS) - CACHE_ROM_SIZE) | MTRR_PHYS_MASK_VALID;
|
||||||
LibAmdMsrWrite(MTRR_PHYS_MASK(6), &MsrReg, &StdHeader);
|
LibAmdMsrWrite(MTRR_PHYS_MASK(6), &MsrReg, &StdHeader);
|
||||||
|
|
||||||
/* Set P-state 0 (1600 MHz) early to save a few ms of boot time */
|
|
||||||
MsrReg = 0;
|
|
||||||
LibAmdMsrWrite(PS_CTL_REG, &MsrReg, &StdHeader);
|
|
||||||
}
|
}
|
||||||
|
|
||||||
void amd_initenv(void)
|
void amd_initenv(void)
|
||||||
|
|
Loading…
Reference in New Issue