GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

northbridge: Use 'unsigned int' to bare use of 'unsigned' 

Change-Id: Ib70eb33fac654a773ea39a5fd4206435dffdabb7
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/28702
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Martin Roth <martinroth@google.com>
This commit is contained in:
Elyes HAOUAS 2018-09-20 17:38:38 +02:00 committed by Martin Roth
parent dd35e2c8a9
commit b60920df52
17 changed files with 30 additions and 23 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/northbridge/amd/amdfam10/raminit_amdmct.c
View File

@ -32,7 +32,7 @@ struct sys_info sysinfo_car CAR_GLOBAL;
struct mem_controller;
extern void activate_spd_rom(const struct mem_controller *ctrl);
extern int spd_read_byte(unsigned device, unsigned address);
extern int spd_read_byte(unsigned int device, unsigned int address);
void fam15h_switch_dct(uint32_t dev, uint8_t dct)
{

2
src/northbridge/amd/lx/raminit.h
View File

@ -30,6 +30,6 @@ void sdram_enable(int controllers, const struct mem_controller *ctrl);
void sdram_initialize(int controllers, const struct mem_controller *ctrl);
/* mainboard specific */
int spd_read_byte(unsigned device, unsigned address);
int spd_read_byte(unsigned int device, unsigned int address);
#endif

4
src/northbridge/intel/e7505/northbridge.c
View File

@ -75,8 +75,8 @@ static void mch_domain_set_resources(struct device *dev)
assign_resources(dev->link_list);
}
static void intel_set_subsystem(struct device *dev,
unsigned vendor, unsigned device)
static void intel_set_subsystem(struct device *dev, unsigned int vendor,
unsigned int device)
{
pci_write_config32(dev, PCI_SUBSYSTEM_VENDOR_ID,
((device & 0xffff) << 16) | (vendor & 0xffff));

2
src/northbridge/intel/e7505/raminit.h
View File

@ -35,6 +35,6 @@ int e7505_mch_is_ready(void);
/* Mainboard exports this. */
int spd_read_byte(unsigned device, unsigned address);
int spd_read_byte(unsigned int device, unsigned int address);
#endif /* RAMINIT_H */

3
src/northbridge/intel/fsp_rangeley/northbridge.c
View File

@ -173,7 +173,8 @@ static void mc_set_resources(struct device *dev)
pci_dev_set_resources(dev);
}
static void intel_set_subsystem(struct device *dev, unsigned vendor, unsigned device)
static void intel_set_subsystem(struct device *dev, unsigned int vendor,
unsigned int device)
{
if (!vendor || !device) {
pci_write_config32(dev, PCI_SUBSYSTEM_VENDOR_ID,

4
src/northbridge/intel/fsp_sandybridge/gma.c
View File

@ -66,8 +66,8 @@ void gma_set_gnvs_aslb(void *gnvs, uintptr_t aslb)
gnvs_ptr->aslb = aslb;
}
static void gma_set_subsystem(struct device *dev, unsigned vendor,
unsigned device)
static void gma_set_subsystem(struct device *dev, unsigned int vendor,
unsigned int device)
{
if (!vendor || !device) {
pci_write_config32(dev, PCI_SUBSYSTEM_VENDOR_ID,

4
src/northbridge/intel/fsp_sandybridge/northbridge.c
View File

@ -248,8 +248,8 @@ static void mc_read_resources(struct device *dev)
}
}
static void intel_set_subsystem(struct device *dev, unsigned vendor,
unsigned device)
static void intel_set_subsystem(struct device *dev, unsigned int vendor,
unsigned int device)
{
if (!vendor || !device) {
pci_write_config32(dev, PCI_SUBSYSTEM_VENDOR_ID,

3
src/northbridge/intel/gm45/gma.c
View File

@ -788,7 +788,8 @@ static void gma_func0_init(struct device *dev)
intel_gma_restore_opregion();
}
static void gma_set_subsystem(struct device *dev, unsigned vendor, unsigned device)
static void gma_set_subsystem(struct device *dev, unsigned int vendor,
unsigned int device)
{
if (!vendor || !device) {
pci_write_config32(dev, PCI_SUBSYSTEM_VENDOR_ID,

4
src/northbridge/intel/haswell/gma.c
View File

@ -494,8 +494,8 @@ static void gma_func0_init(struct device *dev)
intel_gma_restore_opregion();
}
static void gma_set_subsystem(struct device *dev, unsigned vendor,
unsigned device)
static void gma_set_subsystem(struct device *dev, unsigned int vendor,
unsigned int device)
{
if (!vendor || !device) {
pci_write_config32(dev, PCI_SUBSYSTEM_VENDOR_ID,

4
src/northbridge/intel/haswell/minihd.c
View File

@ -103,8 +103,8 @@ static void minihd_init(struct device *dev)
}
}
static void minihd_set_subsystem(struct device *dev, unsigned vendor,
unsigned device)
static void minihd_set_subsystem(struct device *dev, unsigned int vendor,
unsigned int device)
{
if (!vendor || !device) {
pci_write_config32(dev, PCI_SUBSYSTEM_VENDOR_ID,

4
src/northbridge/intel/haswell/northbridge.c
View File

@ -408,8 +408,8 @@ static void mc_read_resources(struct device *dev)
mc_add_dram_resources(dev, &index);
}
static void intel_set_subsystem(struct device *dev, unsigned vendor,
unsigned device)
static void intel_set_subsystem(struct device *dev, unsigned int vendor,
unsigned int device)
{
if (!vendor || !device) {
pci_write_config32(dev, PCI_SUBSYSTEM_VENDOR_ID,

3
src/northbridge/intel/nehalem/gma.c
View File

@ -623,7 +623,8 @@ static void gma_func0_init(struct device *dev)
intel_gma_restore_opregion();
}
static void gma_set_subsystem(struct device *dev, unsigned vendor, unsigned device)
static void gma_set_subsystem(struct device *dev, unsigned int vendor,
unsigned int device)
{
if (!vendor || !device) {
pci_write_config32(dev, PCI_SUBSYSTEM_VENDOR_ID,

3
src/northbridge/intel/nehalem/northbridge.c
View File

@ -191,7 +191,8 @@ static void mc_set_resources(struct device *dev)
pci_dev_set_resources(dev);
}
static void intel_set_subsystem(struct device *dev, unsigned vendor, unsigned device)
static void intel_set_subsystem(struct device *dev, unsigned int vendor,
unsigned int device)
{
if (!vendor || !device) {
pci_write_config32(dev, PCI_SUBSYSTEM_VENDOR_ID,

3
src/northbridge/intel/pineview/gma.c
View File

@ -304,7 +304,8 @@ static void gma_func0_init(struct device *dev)
intel_gma_restore_opregion();
}
static void gma_set_subsystem(struct device *dev, unsigned vendor, unsigned device)
static void gma_set_subsystem(struct device *dev, unsigned int vendor,
unsigned int device)
{
if (!vendor || !device) {
pci_write_config32(dev, PCI_SUBSYSTEM_VENDOR_ID,

2
src/northbridge/intel/pineview/raminit.c
View File

@ -102,7 +102,7 @@ static inline void barrier(void)
__asm__ __volatile__("": : :"memory");
}
static inline int spd_read_byte(unsigned device, unsigned address)
static inline int spd_read_byte(unsigned int device, unsigned int address)
{
return smbus_read_byte(device, address);
}

3
src/northbridge/intel/sandybridge/gma.c
View File

@ -669,7 +669,8 @@ static void gma_func0_init(struct device *dev)
intel_gma_restore_opregion();
}
static void gma_set_subsystem(struct device *dev, unsigned vendor, unsigned device)
static void gma_set_subsystem(struct device *dev, unsigned int vendor,
unsigned int device)
{
if (!vendor || !device) {
pci_write_config32(dev, PCI_SUBSYSTEM_VENDOR_ID,

3
src/northbridge/intel/sandybridge/northbridge.c
View File

@ -287,7 +287,8 @@ static void mc_read_resources(struct device *dev)
}
}
static void intel_set_subsystem(struct device *dev, unsigned vendor, unsigned device)
static void intel_set_subsystem(struct device *dev, unsigned int vendor,
unsigned int device)
{
if (!vendor || !device) {
pci_write_config32(dev, PCI_SUBSYSTEM_VENDOR_ID,