GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

console/flashconsole: Enable support for postcar 

If FSP 2.0 is used, then postcar stage is used and the flashconsole
as well as spi drivers needed to be added.

Change-Id: I46d720a9d1fe18a95c9407d08dae1eb70ae6720e
Signed-off-by: Youness Alaoui <youness.alaoui@puri.sm>
Reviewed-on: https://review.coreboot.org/21959
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Furquan Shaikh <furquan@google.com>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
Youness Alaoui 2017-06-22 15:43:49 -04:00 committed by Martin Roth
parent f57f1310c5
commit b6b1b237eb
3 changed files with 8 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
src/drivers/spi/Makefile.inc
View File

@ -11,6 +11,7 @@ ifeq ($(CONFIG_CONSOLE_SPI_FLASH),y)
bootblock-y += flashconsole.c bootblock-y += flashconsole.c
romstage-y += flashconsole.c romstage-y += flashconsole.c
ramstage-y += flashconsole.c ramstage-y += flashconsole.c
postcar-y += flashconsole.c
smm-$(CONFIG_DEBUG_SMI) += flashconsole.c smm-$(CONFIG_DEBUG_SMI) += flashconsole.c
endif endif
@ -98,3 +99,7 @@ smm-$(CONFIG_SPI_FLASH_STMICRO) += stmicro.c
smm-$(CONFIG_SPI_FLASH_WINBOND) += winbond.c smm-$(CONFIG_SPI_FLASH_WINBOND) += winbond.c
smm-$(CONFIG_SPI_FRAM_RAMTRON) += ramtron.c smm-$(CONFIG_SPI_FRAM_RAMTRON) += ramtron.c
endif endif
postcar-y += spi-generic.c
postcar-$(CONFIG_BOOT_DEVICE_SPI_FLASH_RW_NOMMAP_EARLY) += boot_device_rw_nommap.c
postcar-$(CONFIG_SPI_FLASH) += spi_flash.c

1
src/soc/intel/common/block/gspi/Makefile.inc
View File

@ -2,3 +2,4 @@ bootblock-$(CONFIG_SOC_INTEL_COMMON_BLOCK_GSPI) += gspi.c
romstage-$(CONFIG_SOC_INTEL_COMMON_BLOCK_GSPI) += gspi.c romstage-$(CONFIG_SOC_INTEL_COMMON_BLOCK_GSPI) += gspi.c
ramstage-$(CONFIG_SOC_INTEL_COMMON_BLOCK_GSPI) += gspi.c ramstage-$(CONFIG_SOC_INTEL_COMMON_BLOCK_GSPI) += gspi.c
verstage-$(CONFIG_SOC_INTEL_COMMON_BLOCK_GSPI) += gspi.c verstage-$(CONFIG_SOC_INTEL_COMMON_BLOCK_GSPI) += gspi.c
postcar-$(CONFIG_SOC_INTEL_COMMON_BLOCK_GSPI) += gspi.c

2
src/soc/intel/skylake/Makefile.inc
View File

@ -82,6 +82,8 @@ smm-y += uart.c
postcar-y += memmap.c postcar-y += memmap.c
postcar-$(CONFIG_UART_DEBUG) += uart_debug.c postcar-$(CONFIG_UART_DEBUG) += uart_debug.c
postcar-y += gspi.c
postcar-y += spi.c
# cpu_microcode_bins += ??? # cpu_microcode_bins += ???