GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/asus/p8z77-m_pro: Fix typos 

Change-Id: I3c63ca745bf10ec0b0c4cef898db3f7ebfee5bde
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/38364
Reviewed-by: Jacob Garber <jgarber1@ualberta.ca>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Elyes HAOUAS 2020-01-11 19:21:07 +01:00 committed by Nico Huber
parent 293b5b3531
commit b7da27ccf4
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/mainboard/asus/p8z77-m_pro/early_init.c
View File

@ -44,8 +44,8 @@ const struct southbridge_usb_port mainboard_usb_ports[] = {
{ 1, 2, 4 }, /* Port 9: USB2 internal header USB910, bottom */ { 1, 2, 4 }, /* Port 9: USB2 internal header USB910, bottom */
{ 1, 2, 6 }, /* Port 10: USB2 internal header USB1112, top */ { 1, 2, 6 }, /* Port 10: USB2 internal header USB1112, top */
{ 1, 2, 5 }, /* Port 11: USB2 internal header USB1112, bottom */ { 1, 2, 5 }, /* Port 11: USB2 internal header USB1112, bottom */
{ 0, 2, 5 }, /* Port 12: Unused. Asus propietary DEBUG_PORT ??? */ { 0, 2, 5 }, /* Port 12: Unused. Asus proprietary DEBUG_PORT ??? */
{ 0, 2, 6 } /* Port 13: Unused. Asus propietary DEBUG_PORT ??? */ { 0, 2, 6 } /* Port 13: Unused. Asus proprietary DEBUG_PORT ??? */
}; };
void bootblock_mainboard_early_init(void) void bootblock_mainboard_early_init(void)
@ -157,7 +157,7 @@ void mainboard_fill_pei_data(struct pei_data *pei_data)
/* ASUS P8Z77-M Pro manual says 1.35v DIMMs are supported */ /* ASUS P8Z77-M Pro manual says 1.35v DIMMs are supported */
.ddr3lv_support = 1, .ddr3lv_support = 1,
/* PCIe 3.0 support. As we use Ivy Bridge, let's enable it, /* PCIe 3.0 support. As we use Ivy Bridge, let's enable it,
* but might cause some system inestability ! * but might cause some system instability !
*/ */
.pcie_init = 1, .pcie_init = 1,
/* Command Rate. 0=Auto; 1=1N; 2=2N. /* Command Rate. 0=Auto; 1=1N; 2=2N.