GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/amd/glinda/espi_util: update file to match documentation 

Checked against document #57396 revision 1.52 and removed the
DIS_ESPI_MASCTL_REG_WR define, since that bit is marked as reserved.

Signed-off-by: Felix Held <felix-coreboot@felixheld.de>
Change-Id: I3e8b1c65118b4e85e7934e822a7a7e329746a88d
Reviewed-on: https://review.coreboot.org/c/coreboot/+/72121
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Fred Reitberger <reitbergerfred@gmail.com>
This commit is contained in:
Felix Held 2023-01-19 23:00:22 +01:00
parent d7130cb1cf
commit b85fd1e84f
1 changed files with 0 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/soc/amd/glinda/espi_util.c
View File

@ -1,7 +1,5 @@
/* SPDX-License-Identifier: GPL-2.0-only */ /* SPDX-License-Identifier: GPL-2.0-only */
/* TODO: Update for Glinda */
#include <amdblocks/spi.h> #include <amdblocks/spi.h>
#include <soc/espi.h> #include <soc/espi.h>
#include <types.h> #include <types.h>
@ -10,7 +8,6 @@
#define LOCK_SPIX10_BIT2 BIT(3) #define LOCK_SPIX10_BIT2 BIT(3)
#define ESPI_MUX_SPI1 BIT(2) #define ESPI_MUX_SPI1 BIT(2)
#define ROM_ADDR_WR_PROT BIT(1) #define ROM_ADDR_WR_PROT BIT(1)
#define DIS_ESPI_MASCTL_REG_WR BIT(0)
void espi_switch_to_spi1_pads(void) void espi_switch_to_spi1_pads(void)
{ {