Asus M4A785T-M: Add CMOS defaults.
After removing power and the CMOS Battery, putting it back and booting coreboot we have: # ./nvramtool -a boot_option = Fallback last_boot = Fallback ECC_memory = Enable baud_rate = 115200 hw_scrubber = Enable interleave_chip_selects = Enable max_mem_clock = 400Mhz multi_core = Enable power_on_after_fail = Disable debug_level = Spew boot_first = HDD boot_second = Fallback_Floppy boot_third = Fallback_Network boot_index = 0xf boot_countdown = 0xc slow_cpu = off nmi = Enable iommu = Enable nvramtool: Can not read coreboot parameter user_data because layout info specifies CMOS area that is too wide. nvramtool: Warning: Coreboot CMOS checksum is bad. Change-Id: Ifa09c7a468e3e0713b426763266ae633e67d8397 Signed-off-by: Denis 'GNUtoo' Carikli <GNUtoo@no-log.org> Reviewed-on: http://review.coreboot.org/3224 Tested-by: build bot (Jenkins) Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
This commit is contained in:
parent
e04dc7529f
commit
b8b3e8bff3
|
@ -12,6 +12,7 @@ config BOARD_SPECIFIC_OPTIONS # dummy
|
|||
select SOUTHBRIDGE_AMD_SB700_SKIP_ISA_DMA_INIT
|
||||
select SUPERIO_ITE_IT8712F
|
||||
select HAVE_OPTION_TABLE
|
||||
select HAVE_CMOS_DEFAULT
|
||||
select HAVE_PIRQ_TABLE
|
||||
select HAVE_MP_TABLE
|
||||
select SB_HT_CHAIN_UNITID_OFFSET_ONLY
|
||||
|
|
|
@ -0,0 +1,18 @@
|
|||
boot_option=Fallback
|
||||
last_boot=Fallback
|
||||
ECC_memory=Enable
|
||||
baud_rate=115200
|
||||
hw_scrubber=Enable
|
||||
interleave_chip_selects=Enable
|
||||
max_mem_clock=400Mhz
|
||||
multi_core=Enable
|
||||
power_on_after_fail=Disable
|
||||
debug_level=Spew
|
||||
boot_first=HDD
|
||||
boot_second=Fallback_Floppy
|
||||
boot_third=Fallback_Network
|
||||
boot_index=0xf
|
||||
boot_countdown=0xc
|
||||
slow_cpu=off
|
||||
nmi=Enable
|
||||
iommu=Enable
|
Loading…
Reference in New Issue