GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/google/rex/var/karis: Set touchscreen power/reset GPIOs correctly 

The tochscreen isn't powered on yet when the detection is done, it
makes touchscren no function.

Set touchscreen power and reset GPIOs correctly in romstage and
ramstage to make the detect feature works.

BUG=b:303130400
TEST=(1) emerge-rex coreboot
     (2) Test on karis, touchscreen function works

Change-Id: I6c7815b81eb47fb41e58233fde512ac6b9c000a7
Signed-off-by: Tyler Wang <tyler.wang@quanta.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/78254
Reviewed-by: Subrata Banik <subratabanik@google.com>
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-by: Eric Lai <ericllai@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Tyler Wang 2023-10-05 13:51:20 +08:00 committed by Felix Held
parent 155a21974a
commit b8c3d96daa
1 changed files with 6 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
src/mainboard/google/rex/variants/karis/gpio.c
View File

@ -96,9 +96,9 @@ static const struct pad_config gpio_table[] = {
PAD_NC(GPP_B23, NONE), PAD_NC(GPP_B23, NONE),
/* GPP_C00 : [] ==> EN_TCHSCR_PWR */ /* GPP_C00 : [] ==> EN_TCHSCR_PWR */
PAD_CFG_GPO(GPP_C00, 0, DEEP), PAD_CFG_GPO(GPP_C00, 1, DEEP),
/* GPP_C01 : [] ==> SOC_TCHSCR_RST_R_L */ /* GPP_C01 : [] ==> SOC_TCHSCR_RST_R_L */
PAD_CFG_GPO(GPP_C01, 0, DEEP), PAD_CFG_GPO(GPP_C01, 1, DEEP),
/* GPP_C02 : SOC_TCHSCR_SPI_INT_STRAP ==> Component NC */ /* GPP_C02 : SOC_TCHSCR_SPI_INT_STRAP ==> Component NC */
PAD_NC(GPP_C02, NONE), PAD_NC(GPP_C02, NONE),
/* GPP_C03 : [] ==> Test pad. */ /* GPP_C03 : [] ==> Test pad. */
@ -399,6 +399,10 @@ static const struct pad_config romstage_gpio_table[] = {
PAD_CFG_GPO(GPP_A20, 0, DEEP), PAD_CFG_GPO(GPP_A20, 0, DEEP),
/* GPP_C23 : [] ==> FP_RST_ODL */ /* GPP_C23 : [] ==> FP_RST_ODL */
PAD_CFG_GPO(GPP_C23, 0, DEEP), PAD_CFG_GPO(GPP_C23, 0, DEEP),
/* GPP_C00 : [] ==> EN_TCHSCR_PWR */
PAD_CFG_GPO(GPP_C00, 1, DEEP),
/* GPP_C01 : [] ==> SOC_TCHSCR_RST_R_L */
PAD_CFG_GPO(GPP_C01, 0, DEEP),
/* GPP_D02 : Not Connected */ /* GPP_D02 : Not Connected */
PAD_NC(GPP_D02, NONE), PAD_NC(GPP_D02, NONE),
}; };