mb/google/brya: Create vell variant

Create the vell variant of the brya0 reference board by copying
the template files to a new directory named for the variant.

(Auto-Generated by create_coreboot_variant.sh version 4.5.0).

BUG=b:205908918
BRANCH=None
TEST=util/abuild/abuild -p none -t google/brya -x -a
make sure the build includes GOOGLE_VELL

Signed-off-by: Shon Wang <shon.wang@quanta.corp-partner.google.com>
Change-Id: Ide8ba1c0dd9b5d9ad90556053abf2a597136a10c
Reviewed-on: https://review.coreboot.org/c/coreboot/+/59242
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
This commit is contained in:
Shon Wang 2021-11-12 14:10:31 +08:00 committed by Tim Wawrzynczak
parent 5622666396
commit b8f0539d2d
8 changed files with 45 additions and 0 deletions

View File

@ -103,6 +103,7 @@ config MAINBOARD_PART_NUMBER
default "Taeko" if BOARD_GOOGLE_TAEKO
default "Felwinter" if BOARD_GOOGLE_FELWINTER
default "Anahera" if BOARD_GOOGLE_ANAHERA
default "Vell" if BOARD_GOOGLE_VELL
config VARIANT_DIR
default "brya0" if BOARD_GOOGLE_BRYA0
@ -114,6 +115,7 @@ config VARIANT_DIR
default "taeko" if BOARD_GOOGLE_TAEKO
default "felwinter" if BOARD_GOOGLE_FELWINTER
default "anahera" if BOARD_GOOGLE_ANAHERA
default "vell" if BOARD_GOOGLE_VELL
config DIMM_SPD_SIZE
default 512

View File

@ -67,3 +67,7 @@ config BOARD_GOOGLE_ANAHERA
select DRIVERS_GENESYSLOGIC_GL9763E
select DRIVERS_GFX_GENERIC
select SOC_INTEL_ENABLE_USB4_PCIE_RESOURCES
config BOARD_GOOGLE_VELL
bool "-> Vell"
select BOARD_GOOGLE_BASEBOARD_BRYA

View File

@ -0,0 +1,8 @@
/* SPDX-License-Identifier: GPL-2.0-or-later */
#ifndef __VARIANT_EC_H__
#define __VARIANT_EC_H__
#include <baseboard/ec.h>
#endif

View File

@ -0,0 +1,8 @@
/* SPDX-License-Identifier: GPL-2.0-or-later */
#ifndef VARIANT_GPIO_H
#define VARIANT_GPIO_H
#include <baseboard/gpio.h>
#endif

View File

@ -0,0 +1,5 @@
## SPDX-License-Identifier: GPL-2.0-or-later
## This is an auto-generated file. Do not edit!!
## Add memory parts in mem_parts_used.txt and run spd_tools to regenerate.
SPD_SOURCES = placeholder

View File

@ -0,0 +1 @@
DRAM Part Name ID to assign

View File

@ -0,0 +1,11 @@
# This is a CSV file containing a list of memory parts used by this variant.
# One part per line with an optional fixed ID in column 2.
# Only include a fixed ID if it is required for legacy reasons!
# Generated IDs are dependent on the order of parts in this file,
# so new parts must always be added at the end of the file!
#
# Generate an updated Makefile.inc and dram_id.generated.txt by running the
# part_id_gen tool from util/spd_tools.
# See util/spd_tools/README.md for more details and instructions.
# Part Name

View File

@ -0,0 +1,6 @@
chip soc/intel/alderlake
device domain 0 on
end
end