mb/intel/adlrvp: Enable onboard GBE
The ADL RVP has an i219 PHY connected to the PCH internal MAC. Enable it to have working ethernet on the board. Test: Added GBE region and verified that the PCI device 00:1f.6 is working. Change-Id: I2ca1af00ae4564a04f5388cd3734bb735d87352e Signed-off-by: Patrick Rudolph <patrick.rudolph@9elements.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/73821 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Lean Sheng Tan <sheng.tan@9elements.com> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
This commit is contained in:
parent
fb4fdac64c
commit
b8fc81d858
|
@ -23,6 +23,7 @@ config BOARD_INTEL_ADLRVP_P
|
||||||
select MAINBOARD_USES_IFD_EC_REGION
|
select MAINBOARD_USES_IFD_EC_REGION
|
||||||
select SOC_INTEL_ALDERLAKE_PCH_P
|
select SOC_INTEL_ALDERLAKE_PCH_P
|
||||||
select GEN3_EXTERNAL_CLOCK_BUFFER
|
select GEN3_EXTERNAL_CLOCK_BUFFER
|
||||||
|
select MAINBOARD_USES_IFD_GBE_REGION
|
||||||
|
|
||||||
config BOARD_INTEL_ADLRVP_P_EXT_EC
|
config BOARD_INTEL_ADLRVP_P_EXT_EC
|
||||||
select BOARD_INTEL_ADLRVP_COMMON
|
select BOARD_INTEL_ADLRVP_COMMON
|
||||||
|
|
|
@ -1,4 +1,8 @@
|
||||||
chip soc/intel/alderlake
|
chip soc/intel/alderlake
|
||||||
|
|
||||||
device domain 0 on end
|
register "pcie_clk_config_flag[6]" = "PCIE_CLK_LAN"
|
||||||
|
|
||||||
|
device domain 0 on
|
||||||
|
device ref gbe on end # i219
|
||||||
|
end
|
||||||
end
|
end
|
||||||
|
|
Loading…
Reference in New Issue