GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

pistachio: Use 1.8433179 MHz for UART refclk 

BUG=chrome-os-partner:31438
BRANCH=none
TEST=built and booted on urara w/ follow-up patches

Change-Id: I3b03ce937e68539343e58b01e3bb714dd1f8c2dd
Signed-off-by: Stefan Reinauer <reinauer@chromium.org>
Original-Commit-Id: 9493c57a14c8ab074baac1c065c6f39050dd9b2f
Original-Signed-off-by: David Hendricks <dhendrix@chromium.org>
Original-Change-Id: I8e50c99913ea155ba0d5699f4789c1fe38b46808
Original-Reviewed-on: https://chromium-review.googlesource.com/243210
Original-Reviewed-by: Ionela Voinescu <ionela.voinescu@imgtec.com>
Reviewed-on: http://review.coreboot.org/9666
Tested-by: build bot (Jenkins)
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
This commit is contained in:
David Hendricks 2015-01-26 07:19:49 -08:00 committed by Patrick Georgi
parent 30fc6676db
commit b9d59bb630
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/soc/imgtec/pistachio/uart.c
View File

@ -118,8 +118,8 @@ static void uart8250_mem_init(unsigned base_port, unsigned divisor)
unsigned int uart_platform_refclk(void)
{
/* TODO: this is entirely arbitrary */
return 1000000;
/* 1.8433179 MHz */
return 1843318;
}
uintptr_t uart_platform_base(int idx)