GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

samus: Adjust SATA Gen3 TX voltage amplitude 

Reduce the SATA Gen3 TX voltage amplitude by 210mV based
on the provided test results to help with SATA validation.

BUG=chrome-os-partner:34121
BRANCH=samus
TEST=build and boot on samus and ensure SATA is still working,
firmware image will be provided for full validation.

Change-Id: I574d2f457b7b6831a339602a4165e959a0e2ee7d
Signed-off-by: Stefan Reinauer <reinauer@chromium.org>
Original-Commit-Id: 9500ec152d8f9c90513811b1a92d1a8c155f514a
Original-Change-Id: I233fa1a9a7f2877a97ef6834304680f82b958e82
Original-Signed-off-by: Duncan Laurie <dlaurie@chromium.org>
Original-Reviewed-on: https://chromium-review.googlesource.com/241800
Original-Reviewed-by: Shawn N <shawnn@chromium.org>
Reviewed-on: http://review.coreboot.org/9496
Tested-by: build bot (Jenkins)
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
This commit is contained in:
Duncan Laurie 2015-01-18 14:14:17 -08:00 committed by Stefan Reinauer
parent 35dc00f75b
commit ba081ef50d
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/mainboard/google/samus/devicetree.cb
View File

@ -43,6 +43,7 @@ chip soc/intel/broadwell
register "gpe0_en_4" = "0x00000000" register "gpe0_en_4" = "0x00000000"
register "sata_port_map" = "0x1" register "sata_port_map" = "0x1"
register "sata_port0_gen3_tx" = "0x72"
register "sio_acpi_mode" = "1" register "sio_acpi_mode" = "1"
# Set I2C0 to 1.8V # Set I2C0 to 1.8V