vc/intel/fsp: Update ADL N FSP headers from v3343.04 to v3343.05
Update generated FSP headers for Alder Lake N from v3343.04 to v3343.05. Changes include: -FspsUpd.h : Update UfsEnable UPD description in comments BUG=b:228110908 BRANCH=None TEST=Build using "emerge-nissa intel-adlnfsp" and boot Nissa. Change-Id: Ieff33df2d2b0884a9788e05e06da5bdae1be08de Signed-off-by: Shaik Shahina <shahina.shaik@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/70446 Reviewed-by: Shahina Shaik <shahina.shaik@intel.corp-partner.google.com> Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com> Reviewed-by: Ronak Kanabar <ronak.kanabar@intel.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
c8acbdc60c
commit
ba3b2f8fd8
|
@ -2224,7 +2224,8 @@ typedef struct {
|
||||||
UINT8 SataRstPcieDeviceResetDelay[3];
|
UINT8 SataRstPcieDeviceResetDelay[3];
|
||||||
|
|
||||||
/** Offset 0x0A42 - UFS enable/disable
|
/** Offset 0x0A42 - UFS enable/disable
|
||||||
PCIe Storage Device Reset Delay in milliseconds. Default value is 100ms
|
Enable/Disable UFS controller, One byte for each Controller - (1,0) to enable controller
|
||||||
|
0 and (0,1) to enable controller 1
|
||||||
$EN_DIS
|
$EN_DIS
|
||||||
**/
|
**/
|
||||||
UINT8 UfsEnable[2];
|
UINT8 UfsEnable[2];
|
||||||
|
|
Loading…
Reference in New Issue