Micro-optimization: movl $0 --> xorl.
Signed-off-by: Stefan Reinauer <stepan@coresystems.de> Acked-by: Stefan Reinauer <stepan@coresystems.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5012 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
parent
68b3c4637a
commit
ba8b21c376
|
@ -71,7 +71,7 @@ clear_mtrrs:
|
||||||
/* Set cache as ram mask */
|
/* Set cache as ram mask */
|
||||||
movl $(MTRRphysMask_MSR(0)), %ecx
|
movl $(MTRRphysMask_MSR(0)), %ecx
|
||||||
movl $(~((CACHE_AS_RAM_SIZE-1)) | (1 << 11)), %eax
|
movl $(~((CACHE_AS_RAM_SIZE-1)) | (1 << 11)), %eax
|
||||||
movl $0x00000000, %edx
|
xorl %edx, %edx
|
||||||
wrmsr
|
wrmsr
|
||||||
|
|
||||||
post_code(0x25)
|
post_code(0x25)
|
||||||
|
@ -113,7 +113,7 @@ clear_mtrrs:
|
||||||
#if defined(CONFIG_XIP_ROM_SIZE) && defined(CONFIG_XIP_ROM_BASE)
|
#if defined(CONFIG_XIP_ROM_SIZE) && defined(CONFIG_XIP_ROM_BASE)
|
||||||
/* Enable cache for our code in Flash because we do XIP here */
|
/* Enable cache for our code in Flash because we do XIP here */
|
||||||
movl $MTRRphysBase_MSR(1), %ecx
|
movl $MTRRphysBase_MSR(1), %ecx
|
||||||
xorl %edx, %edx
|
xorl %edx, %edx
|
||||||
#if defined(CONFIG_TINY_BOOTBLOCK) && CONFIG_TINY_BOOTBLOCK
|
#if defined(CONFIG_TINY_BOOTBLOCK) && CONFIG_TINY_BOOTBLOCK
|
||||||
#define REAL_XIP_ROM_BASE AUTO_XIP_ROM_BASE
|
#define REAL_XIP_ROM_BASE AUTO_XIP_ROM_BASE
|
||||||
#else
|
#else
|
||||||
|
@ -124,7 +124,7 @@ clear_mtrrs:
|
||||||
wrmsr
|
wrmsr
|
||||||
|
|
||||||
movl $MTRRphysMask_MSR(1), %ecx
|
movl $MTRRphysMask_MSR(1), %ecx
|
||||||
movl $0x00000000, %edx
|
xorl %edx, %edx
|
||||||
movl $(~(CONFIG_XIP_ROM_SIZE - 1) | 0x800), %eax
|
movl $(~(CONFIG_XIP_ROM_SIZE - 1) | 0x800), %eax
|
||||||
wrmsr
|
wrmsr
|
||||||
#endif /* CONFIG_XIP_ROM_SIZE && CONFIG_XIP_ROM_BASE */
|
#endif /* CONFIG_XIP_ROM_SIZE && CONFIG_XIP_ROM_BASE */
|
||||||
|
|
|
@ -60,7 +60,7 @@
|
||||||
"wrmsr\n"
|
"wrmsr\n"
|
||||||
"movl $MTRRphysMask_MSR(0), %ecx\n"
|
"movl $MTRRphysMask_MSR(0), %ecx\n"
|
||||||
"movl $(~(1024*1024 -1) | (1 << 11)), %eax\n"
|
"movl $(~(1024*1024 -1) | (1 << 11)), %eax\n"
|
||||||
"movl $0x00000000, %edx\n"
|
"xorl %edx, %edx\n"
|
||||||
"wrmsr\n"
|
"wrmsr\n"
|
||||||
"movb $0x35, %al\noutb %al, $0x80\n"
|
"movb $0x35, %al\noutb %al, $0x80\n"
|
||||||
#endif
|
#endif
|
||||||
|
@ -97,7 +97,7 @@
|
||||||
"wrmsr\n"
|
"wrmsr\n"
|
||||||
"movl $MTRRphysMask_MSR(0), %ecx\n"
|
"movl $MTRRphysMask_MSR(0), %ecx\n"
|
||||||
"movl $(~(1024*1024 -1) | (1 << 11)), %eax\n"
|
"movl $(~(1024*1024 -1) | (1 << 11)), %eax\n"
|
||||||
"movl $0x00000000, %edx\n"
|
"xorl %edx, %edx\n"
|
||||||
"wrmsr\n"
|
"wrmsr\n"
|
||||||
|
|
||||||
"movb $0x39, %al\noutb %al, $0x80\n"
|
"movb $0x39, %al\noutb %al, $0x80\n"
|
||||||
|
|
Loading…
Reference in New Issue