GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/up/squared: move USB config to device tree 

Change-Id: Ic4db37112e7b2329f9e4885139deca12557ffe3a
Signed-off-by: Maxim Polyakov <max.senia.poliak@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/39134
Reviewed-by:  Felix Singer <felixsinger@posteo.net>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Maxim Polyakov 2020-02-26 12:39:09 +03:00 committed by Patrick Georgi
parent 3b89ebd891
commit bb65180ee8
2 changed files with 14 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
src/mainboard/up/squared/devicetree.cb
View File

@ -1,5 +1,19 @@
chip soc/intel/apollolake chip soc/intel/apollolake
# Override USB port configuration
register "usb_config_override" = "1"
# USB 2.0
register "usb2_port[0]" = "PORT_EN(OC0)"
register "usb2_port[1]" = "PORT_EN(OC1)"
register "usb2_port[2]" = "PORT_EN(OC1)"
register "usb2_port[3]" = "PORT_EN(OC1)"
register "usb2_port[4]" = "PORT_EN(OC1)"
register "usb2_port[5]" = "PORT_EN(OC1)"
register "usb2_port[6]" = "PORT_EN(OC_SKIP)"
register "usb2_port[7]" = "PORT_EN(OC_SKIP)"
# USB 3.0
register "usb3_port[0]" = "PORT_EN(OC0)"
register "enable_vtd" = "1" register "enable_vtd" = "1"
device cpu_cluster 0 on device cpu_cluster 0 on

10
src/mainboard/up/squared/ramstage.c
View File

@ -80,14 +80,4 @@ void mainboard_silicon_init_params(FSP_S_CONFIG *silconfig)
silconfig->PcieRpTransmitterHalfSwing[5] = 0x0; // 0x1 silconfig->PcieRpTransmitterHalfSwing[5] = 0x0; // 0x1
silconfig->PcieRpLtrMaxNonSnoopLatency[5] = 0x1003; // 0x0 silconfig->PcieRpLtrMaxNonSnoopLatency[5] = 0x1003; // 0x0
silconfig->PcieRpLtrMaxSnoopLatency[5] = 0x1003; // 0x0 silconfig->PcieRpLtrMaxSnoopLatency[5] = 0x1003; // 0x0
silconfig->PortUs30bOverCurrentPin[0] = 0x0; // 0x1
silconfig->PortUs20bOverCurrentPin[1] = 0x1; // 0x0
silconfig->PortUs20bOverCurrentPin[2] = 0x1; // 0x0
silconfig->PortUs20bOverCurrentPin[3] = 0x1; // 0x0
silconfig->PortUs20bOverCurrentPin[4] = 0x1; // 0x0
silconfig->PortUs20bOverCurrentPin[5] = 0x1; // 0x0
silconfig->PortUs20bOverCurrentPin[6] = 0x2; // 0x0
silconfig->PortUs20bOverCurrentPin[7] = 0x2; // 0x0
} }