src/include/device: Add Intel Tiger Lake Thunderbolt device Id
Tiger Lake Thunderbolt(TBT) has 4 PCIe root ports. Add those TBT root port devices Id from EDS #575683. BUG=None TEST=built image and booted to kernel successfully. Change-Id: Ia117d63daa15dfb21db28fd76723e97ab030da92 Signed-off-by: John Zhao <john.zhao@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/39526 Reviewed-by: Caveh Jalali <caveh@chromium.org> Reviewed-by: Wonkyu Kim <wonkyu.kim@intel.com> Reviewed-by: Srinidhi N Kaushik <srinidhi.n.kaushik@intel.com> Reviewed-by: Divya S Sasidharan <divya.s.sasidharan@intel.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
1af482c9c9
commit
bc25a361dc
|
@ -3624,6 +3624,12 @@
|
||||||
#define PCI_DEVICE_ID_INTEL_CMP_EMMC 0x02c4
|
#define PCI_DEVICE_ID_INTEL_CMP_EMMC 0x02c4
|
||||||
#define PCI_DEVICE_ID_INTEL_JSP_EMMC 0x4dc4
|
#define PCI_DEVICE_ID_INTEL_JSP_EMMC 0x4dc4
|
||||||
|
|
||||||
|
/* Intel Thunderbolt device Ids */
|
||||||
|
#define PCI_DEVICE_ID_INTEL_TGL_TBT_RP0 0x9a23
|
||||||
|
#define PCI_DEVICE_ID_INTEL_TGL_TBT_RP1 0x9a25
|
||||||
|
#define PCI_DEVICE_ID_INTEL_TGL_TBT_RP2 0x9a27
|
||||||
|
#define PCI_DEVICE_ID_INTEL_TGL_TBT_RP3 0x9a29
|
||||||
|
|
||||||
/* Intel WIFI Ids */
|
/* Intel WIFI Ids */
|
||||||
#define PCI_DEVICE_ID_1000_SERIES_WIFI 0x0084
|
#define PCI_DEVICE_ID_1000_SERIES_WIFI 0x0084
|
||||||
#define PCI_DEVICE_ID_6005_SERIES_WIFI 0x0085
|
#define PCI_DEVICE_ID_6005_SERIES_WIFI 0x0085
|
||||||
|
|
Loading…
Reference in New Issue