soc/intel/baytrail/pmutil.c: Use {read,write}32p()
Change-Id: I6168be71913d00eb59d38dd4c5cf8f9c7f7ab678 Signed-off-by: Elyes Haouas <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/70581 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com>
This commit is contained in:
parent
f12c2b0837
commit
bc849b5459
|
@ -319,12 +319,12 @@ void clear_pmc_status(void)
|
||||||
uint32_t prsts;
|
uint32_t prsts;
|
||||||
uint32_t gen_pmcon1;
|
uint32_t gen_pmcon1;
|
||||||
|
|
||||||
prsts = read32((void *)(PMC_BASE_ADDRESS + PRSTS));
|
prsts = read32p(PMC_BASE_ADDRESS + PRSTS);
|
||||||
gen_pmcon1 = read32((void *)(PMC_BASE_ADDRESS + GEN_PMCON1));
|
gen_pmcon1 = read32p(PMC_BASE_ADDRESS + GEN_PMCON1);
|
||||||
|
|
||||||
/* Clear the status bits. The RPS field is cleared on a 0 write. */
|
/* Clear the status bits. The RPS field is cleared on a 0 write. */
|
||||||
write32((void *)(PMC_BASE_ADDRESS + GEN_PMCON1), gen_pmcon1 & ~RPS);
|
write32p(PMC_BASE_ADDRESS + GEN_PMCON1, gen_pmcon1 & ~RPS);
|
||||||
write32((void *)(PMC_BASE_ADDRESS + PRSTS), prsts);
|
write32p(PMC_BASE_ADDRESS + PRSTS, prsts);
|
||||||
}
|
}
|
||||||
|
|
||||||
int rtc_failure(void)
|
int rtc_failure(void)
|
||||||
|
|
Loading…
Reference in New Issue