GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/google/puff/var/dooly: enable touchscreen wakeup 

Configure GPP_A20 as PAD_CFG_GPI_IRQ_WAKE to enable interrupt and wake routes for touchscreen device.

BUG=b:186070097
BRANCH=puff
TEST=Build and make sure TS works to wakeup suspend/resume.

Change-Id: I2bbaab56924849a22a4d05ce53bf5bdcf00265dd
Signed-off-by: Tony Huang <tony-huang@quanta.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/52725
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Furquan Shaikh <furquan@google.com>
This commit is contained in:
Tony Huang 2021-04-28 15:26:43 +08:00 committed by Furquan Shaikh
parent 1282b007be
commit bce4f2f70f
2 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/mainboard/google/hatch/variants/dooly/gpio.c
View File

@ -12,7 +12,7 @@ static const struct pad_config gpio_table[] = {
/* A19 : GPP_A19 */ /* A19 : GPP_A19 */
PAD_NC(GPP_A19, NONE), PAD_NC(GPP_A19, NONE),
/* A20 : TOUCH_INT_ODL */ /* A20 : TOUCH_INT_ODL */
PAD_CFG_GPI_APIC(GPP_A20, NONE, PLTRST, LEVEL, NONE), PAD_CFG_GPI_IRQ_WAKE(GPP_A20, NONE, PLTRST, LEVEL, INVERT),
/* A21 : FPMCU_PCH_BOOT0 */ /* A21 : FPMCU_PCH_BOOT0 */
PAD_NC(GPP_A21, NONE), PAD_NC(GPP_A21, NONE),
/* A22 : FPMCU_PCH_INT_L */ /* A22 : FPMCU_PCH_INT_L */

1
src/mainboard/google/hatch/variants/dooly/overridetree.cb
View File

@ -327,6 +327,7 @@ chip soc/intel/cannonlake
register "generic.probed" = "1" register "generic.probed" = "1"
register "generic.reset_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_D15)" register "generic.reset_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_D15)"
register "generic.reset_delay_ms" = "100" register "generic.reset_delay_ms" = "100"
register "generic.wake" = "GPE0_DW0_20"
register "generic.has_power_resource" = "1" register "generic.has_power_resource" = "1"
register "generic.disable_gpio_export_in_crs" = "1" register "generic.disable_gpio_export_in_crs" = "1"
register "hid_desc_reg_offset" = "0x20" register "hid_desc_reg_offset" = "0x20"