GNUBoot/coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

mainboard: Use decimal for device domain 0x0 on

Browse source 
Most boards use `device domain 0 on` with zero written in decimal.
For the sake of consistency, update the remaining boards to follow suit.

Change-Id: I6e2f0a19d57cfe6fc4e4ac4d14310133ad6b01d8
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/54358
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
This commit is contained in:
Angel Pons 2021-05-17 10:58:36 +02:00 committed by Patrick Georgi
parent d2489ee712
commit bceea67461
25 changed files with 25 additions and 25 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
src/mainboard/apple/macbookair4_2/devicetree.cb
View file

@ -23,7 +23,7 @@ chip northbridge/intel/sandybridge
end end
end end
device domain 0x0 on device domain 0 on
chip southbridge/intel/bd82x6x # Intel Series 6 Cougar Point PCH chip southbridge/intel/bd82x6x # Intel Series 6 Cougar Point PCH
register "c2_latency" = "0x0065" register "c2_latency" = "0x0065"
register "docking_supported" = "0" register "docking_supported" = "0"

2
src/mainboard/asrock/b75pro3-m/devicetree.cb
View file

@ -22,7 +22,7 @@ chip northbridge/intel/sandybridge
device lapic 0xacac off end device lapic 0xacac off end
end end
end end
device domain 0x0 on device domain 0 on
device pci 00.0 on device pci 00.0 on
subsystemid 0x1849 0x0150 subsystemid 0x1849 0x0150
end end

2
src/mainboard/asus/h61m-cs/devicetree.cb
View file

@ -10,7 +10,7 @@ chip northbridge/intel/sandybridge
device lapic 0xacac off end device lapic 0xacac off end
end end
end end
device domain 0x0 on device domain 0 on
subsystemid 0x1043 0x844d inherit subsystemid 0x1043 0x844d inherit
device pci 00.0 on end # Host bridge device pci 00.0 on end # Host bridge
device pci 01.0 on end # PCIe Bridge for discrete graphics device pci 01.0 on end # PCIe Bridge for discrete graphics

2
src/mainboard/asus/p8h61-m_pro/devicetree.cb
View file

@ -10,7 +10,7 @@ chip northbridge/intel/sandybridge
device lapic 0xacac off end device lapic 0xacac off end
end end
end end
device domain 0x0 on device domain 0 on
device pci 00.0 on end # Host bridge device pci 00.0 on end # Host bridge
device pci 01.0 on end # PCIe bridge for discrete graphics (PCIEX16_1) device pci 01.0 on end # PCIe bridge for discrete graphics (PCIEX16_1)
device pci 02.0 on end # Internal graphics VGA controller device pci 02.0 on end # Internal graphics VGA controller

2
src/mainboard/asus/p8z77-m_pro/devicetree.cb
View file

@ -10,7 +10,7 @@ chip northbridge/intel/sandybridge
device lapic 0xacac off end device lapic 0xacac off end
end end
end end
device domain 0x0 on device domain 0 on
subsystemid 0x1043 0x84ca inherit subsystemid 0x1043 0x84ca inherit
device pci 00.0 on end # Host bridge device pci 00.0 on end # Host bridge
device pci 01.0 on end # PCIe Bridge for discrete graphics device pci 01.0 on end # PCIe Bridge for discrete graphics

2
src/mainboard/compulab/intense_pc/devicetree.cb
View file

@ -15,7 +15,7 @@ chip northbridge/intel/sandybridge # FIXME: check gfx
device lapic 0xacac off end device lapic 0xacac off end
end end
end end
device domain 0x0 on device domain 0 on
device pci 00.0 on # Host bridge device pci 00.0 on # Host bridge
subsystemid 0x8086 0x2010 subsystemid 0x8086 0x2010
end end

2
src/mainboard/dell/optiplex_9010/devicetree.cb
View file

@ -9,7 +9,7 @@ chip northbridge/intel/sandybridge
device lapic 0xacac off end device lapic 0xacac off end
end end
end end
device domain 0x0 on device domain 0 on
subsystemid 0x1028 0x052c inherit subsystemid 0x1028 0x052c inherit
device pci 00.0 on end # Host bridge Host bridge device pci 00.0 on end # Host bridge Host bridge

2
src/mainboard/hp/compaq_8200_elite_sff/devicetree.cb
View file

@ -16,7 +16,7 @@ chip northbridge/intel/sandybridge
end end
end end
device domain 0x0 on device domain 0 on
subsystemid 0x103c 0x1495 inherit subsystemid 0x103c 0x1495 inherit
device pci 00.0 on end # Host bridge Host bridge device pci 00.0 on end # Host bridge Host bridge

2
src/mainboard/hp/folio_9480m/devicetree.cb
View file

@ -19,7 +19,7 @@ chip northbridge/intel/haswell
device lapic 0xacac off end device lapic 0xacac off end
end end
end end
device domain 0x0 on device domain 0 on
subsystemid 0x103c 0x22da inherit subsystemid 0x103c 0x22da inherit
device pci 00.0 on end # Host bridge device pci 00.0 on end # Host bridge
device pci 02.0 on end # Internal graphics VGA controller device pci 02.0 on end # Internal graphics VGA controller

2
src/mainboard/hp/snb_ivb_laptops/devicetree.cb
View file

@ -24,7 +24,7 @@ chip northbridge/intel/sandybridge
device lapic 0xacac off end device lapic 0xacac off end
end end
end end
device domain 0x0 on device domain 0 on
device pci 00.0 on end # Host bridge device pci 00.0 on end # Host bridge

2
src/mainboard/hp/snb_ivb_laptops/variants/2570p/overridetree.cb
View file

@ -4,7 +4,7 @@ chip northbridge/intel/sandybridge
register "gpu_cpu_backlight" = "0x00000437" register "gpu_cpu_backlight" = "0x00000437"
register "gpu_panel_power_backlight_off_delay" = "2300" register "gpu_panel_power_backlight_off_delay" = "2300"
register "gpu_pch_backlight" = "0x0d9c0d9c" register "gpu_pch_backlight" = "0x0d9c0d9c"
device domain 0x0 on device domain 0 on
subsystemid 0x103c 0x17df inherit subsystemid 0x103c 0x17df inherit
device pci 01.0 off end # PCIe Bridge for discrete graphics device pci 01.0 off end # PCIe Bridge for discrete graphics

2
src/mainboard/hp/snb_ivb_laptops/variants/2760p/overridetree.cb
View file

@ -4,7 +4,7 @@ chip northbridge/intel/sandybridge
register "gpu_cpu_backlight" = "0x00000129" register "gpu_cpu_backlight" = "0x00000129"
register "gpu_panel_power_backlight_off_delay" = "2000" register "gpu_panel_power_backlight_off_delay" = "2000"
register "gpu_pch_backlight" = "0x02880288" register "gpu_pch_backlight" = "0x02880288"
device domain 0x0 on device domain 0 on
subsystemid 0x103c 0x162a inherit subsystemid 0x103c 0x162a inherit
device pci 01.0 off end # PCIe Bridge for discrete graphics device pci 01.0 off end # PCIe Bridge for discrete graphics

2
src/mainboard/hp/snb_ivb_laptops/variants/8460p/overridetree.cb
View file

@ -4,7 +4,7 @@ chip northbridge/intel/sandybridge
register "gpu_cpu_backlight" = "0x00000129" register "gpu_cpu_backlight" = "0x00000129"
register "gpu_panel_power_backlight_off_delay" = "2000" register "gpu_panel_power_backlight_off_delay" = "2000"
register "gpu_pch_backlight" = "0x02880288" register "gpu_pch_backlight" = "0x02880288"
device domain 0x0 on device domain 0 on
subsystemid 0x103c 0x161c inherit subsystemid 0x103c 0x161c inherit
device pci 01.0 on end # PCIe Bridge for discrete graphics device pci 01.0 on end # PCIe Bridge for discrete graphics

2
src/mainboard/hp/snb_ivb_laptops/variants/8470p/overridetree.cb
View file

@ -4,7 +4,7 @@ chip northbridge/intel/sandybridge
register "gpu_cpu_backlight" = "0x00000385" register "gpu_cpu_backlight" = "0x00000385"
register "gpu_panel_power_backlight_off_delay" = "2000" register "gpu_panel_power_backlight_off_delay" = "2000"
register "gpu_pch_backlight" = "0x0d9c0d9c" register "gpu_pch_backlight" = "0x0d9c0d9c"
device domain 0x0 on device domain 0 on
subsystemid 0x103c 0x179b inherit subsystemid 0x103c 0x179b inherit
device pci 01.0 on end # PCIe Bridge for discrete graphics device pci 01.0 on end # PCIe Bridge for discrete graphics

2
src/mainboard/hp/snb_ivb_laptops/variants/8770w/overridetree.cb
View file

@ -1,7 +1,7 @@
# SPDX-License-Identifier: GPL-2.0-or-later # SPDX-License-Identifier: GPL-2.0-or-later
chip northbridge/intel/sandybridge chip northbridge/intel/sandybridge
device domain 0x0 on device domain 0 on
subsystemid 0x103c 0x176c inherit subsystemid 0x103c 0x176c inherit
device pci 01.0 on # PCIe Bridge for discrete graphics device pci 01.0 on # PCIe Bridge for discrete graphics

2
src/mainboard/hp/snb_ivb_laptops/variants/folio_9470m/overridetree.cb
View file

@ -4,7 +4,7 @@ chip northbridge/intel/sandybridge
register "gpu_cpu_backlight" = "0x00000d9c" register "gpu_cpu_backlight" = "0x00000d9c"
register "gpu_panel_power_backlight_off_delay" = "2000" register "gpu_panel_power_backlight_off_delay" = "2000"
register "gpu_pch_backlight" = "0x0d9c0d9c" register "gpu_pch_backlight" = "0x0d9c0d9c"
device domain 0x0 on device domain 0 on
subsystemid 0x103c 0x18df inherit subsystemid 0x103c 0x18df inherit
device pci 01.0 off end # PCIe Bridge for discrete graphics device pci 01.0 off end # PCIe Bridge for discrete graphics

2
src/mainboard/hp/snb_ivb_laptops/variants/revolve_810_g1/overridetree.cb
View file

@ -4,7 +4,7 @@ chip northbridge/intel/sandybridge
register "gpu_cpu_backlight" = "0x00000263" register "gpu_cpu_backlight" = "0x00000263"
register "gpu_panel_power_backlight_off_delay" = "2000" register "gpu_panel_power_backlight_off_delay" = "2000"
register "gpu_pch_backlight" = "0x02880288" register "gpu_pch_backlight" = "0x02880288"
device domain 0x0 on device domain 0 on
subsystemid 0x103c 0x18f8 inherit subsystemid 0x103c 0x18f8 inherit
device pci 01.0 off end # PCIe Bridge for discrete graphics device pci 01.0 off end # PCIe Bridge for discrete graphics

2
src/mainboard/hp/z220_sff_workstation/devicetree.cb
View file

@ -16,7 +16,7 @@ chip northbridge/intel/sandybridge
end end
end end
device domain 0x0 on device domain 0 on
subsystemid 0x103c 0x1791 inherit subsystemid 0x103c 0x1791 inherit
device pci 00.0 on end # Host bridge Host bridge device pci 00.0 on end # Host bridge Host bridge

2
src/mainboard/intel/dcp847ske/devicetree.cb
View file

@ -22,7 +22,7 @@ chip northbridge/intel/sandybridge
register "acpi_c3" = "5" register "acpi_c3" = "5"
end end
end end
device domain 0x0 on device domain 0 on
device pci 00.0 on end # Host bridge device pci 00.0 on end # Host bridge
device pci 01.0 off end # PCIe Bridge for discrete graphics device pci 01.0 off end # PCIe Bridge for discrete graphics
device pci 02.0 on end # Internal graphics VGA controller device pci 02.0 on end # Internal graphics VGA controller

2
src/mainboard/lenovo/s230u/devicetree.cb
View file

@ -20,7 +20,7 @@ chip northbridge/intel/sandybridge
device lapic 0xacac off end device lapic 0xacac off end
end end
end end
device domain 0x0 on device domain 0 on
subsystemid 0x17aa 0x2205 inherit subsystemid 0x17aa 0x2205 inherit
device pci 00.0 on end # Host bridge Host bridge device pci 00.0 on end # Host bridge Host bridge

2
src/mainboard/lenovo/t430/devicetree.cb
View file

@ -24,7 +24,7 @@ chip northbridge/intel/sandybridge
end end
end end
device domain 0x0 on device domain 0 on
subsystemid 0x17aa 0x21f3 inherit subsystemid 0x17aa 0x21f3 inherit
chip southbridge/intel/bd82x6x # Intel Series 6 Cougar Point PCH chip southbridge/intel/bd82x6x # Intel Series 6 Cougar Point PCH

2
src/mainboard/lenovo/t440p/devicetree.cb
View file

@ -19,7 +19,7 @@ chip northbridge/intel/haswell
device lapic 0xacac off end device lapic 0xacac off end
end end
end end
device domain 0x0 on device domain 0 on
subsystemid 0x17aa 0x220e inherit subsystemid 0x17aa 0x220e inherit
device pci 00.0 on end # Host bridge Host bridge device pci 00.0 on end # Host bridge Host bridge

2
src/mainboard/lenovo/x131e/devicetree.cb
View file

@ -26,7 +26,7 @@ chip northbridge/intel/sandybridge
end end
end end
device domain 0x0 on device domain 0 on
subsystemid 0x17aa 0x21fe inherit subsystemid 0x17aa 0x21fe inherit
device pci 00.0 on end # Host bridge device pci 00.0 on end # Host bridge

2
src/mainboard/msi/ms7707/devicetree.cb
View file

@ -8,7 +8,7 @@ chip northbridge/intel/sandybridge
device lapic 0xacac off end device lapic 0xacac off end
end end
end end
device domain 0x0 on device domain 0 on
subsystemid 0x1462 0x7707 inherit subsystemid 0x1462 0x7707 inherit
device pci 00.0 on end # Host bridge device pci 00.0 on end # Host bridge

2
src/mainboard/sapphire/pureplatinumh61/devicetree.cb
View file

@ -10,7 +10,7 @@ chip northbridge/intel/sandybridge
device lapic 0xacac off end device lapic 0xacac off end
end end
end end
device domain 0x0 on device domain 0 on
chip southbridge/intel/bd82x6x # Intel Series 6 Cougar Point PCH chip southbridge/intel/bd82x6x # Intel Series 6 Cougar Point PCH
register "c2_latency" = "0x0065" register "c2_latency" = "0x0065"
register "gen1_dec" = "0x000c0291" register "gen1_dec" = "0x000c0291"