From bd4e6e38b4448aee815862ce8e4dc213ccd2a8cd Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Ky=C3=B6sti=20M=C3=A4lkki?= <kyosti.malkki@gmail.com>
Date: Tue, 26 May 2020 09:31:41 +0300
Subject: [PATCH] soc/sifive/fu540: Add chip_operations stub
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

Change-Id: If06695745bb72f883314e5514c616223b0210a2f
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/41716
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Patrick Rudolph <siro@das-labor.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-by: Philipp Hug <philipp@hug.cx>
---
 src/soc/sifive/fu540/Makefile.inc | 1 +
 src/soc/sifive/fu540/chip.c       | 7 +++++++
 2 files changed, 8 insertions(+)
 create mode 100644 src/soc/sifive/fu540/chip.c

diff --git a/src/soc/sifive/fu540/Makefile.inc b/src/soc/sifive/fu540/Makefile.inc
index 734b4a258a..807c390bb3 100644
--- a/src/soc/sifive/fu540/Makefile.inc
+++ b/src/soc/sifive/fu540/Makefile.inc
@@ -23,6 +23,7 @@ ramstage-y += sdram.c
 ramstage-y += cbmem.c
 ramstage-y += otp.c
 ramstage-y += clock.c
+ramstage-y += chip.c
 
 CPPFLAGS_common += -Isrc/soc/sifive/fu540/include
 
diff --git a/src/soc/sifive/fu540/chip.c b/src/soc/sifive/fu540/chip.c
new file mode 100644
index 0000000000..6eab45c61c
--- /dev/null
+++ b/src/soc/sifive/fu540/chip.c
@@ -0,0 +1,7 @@
+/* SPDX-License-Identifier: GPL-2.0-only */
+
+#include <device/device.h>
+
+struct chip_operations soc_sifive_fu540_ops = {
+	CHIP_NAME("SIFIVE FU540")
+};