GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

commonlib/loglevel.h: Drop unnecessary include 

This 'include' is only needed in console/console.h file.

Change-Id: Ief61106eb78d0de743c920f358937c51658c228a
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/31239
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Nico Huber <nico.h@gmx.de>
This commit is contained in:
Elyes HAOUAS 2019-02-05 08:48:59 +01:00 committed by Patrick Georgi
parent 51120435f5
commit be11236a4d
28 changed files with 2 additions and 27 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/include/console/console.h
View File

@ -20,6 +20,8 @@
#include <arch/cpu.h> #include <arch/cpu.h>
#include <console/post_codes.h> #include <console/post_codes.h>
#include <console/vtxprintf.h> #include <console/vtxprintf.h>
/* console.h is supposed to provide the log levels defined in here: */
#include <commonlib/loglevel.h> #include <commonlib/loglevel.h>
#define RAM_DEBUG (CONFIG(DEBUG_RAM_SETUP) ? BIOS_DEBUG : BIOS_NEVER) #define RAM_DEBUG (CONFIG(DEBUG_RAM_SETUP) ? BIOS_DEBUG : BIOS_NEVER)

1
src/mainboard/advansus/a785e-i/romstage.c
View File

@ -24,7 +24,6 @@
#include <timestamp.h> #include <timestamp.h>
#include <cpu/amd/model_10xxx_rev.h> #include <cpu/amd/model_10xxx_rev.h>
#include <arch/cpu.h> #include <arch/cpu.h>
#include <commonlib/loglevel.h>
#include <cpu/x86/bist.h> #include <cpu/x86/bist.h>
#include <superio/winbond/common/winbond.h> #include <superio/winbond/common/winbond.h>
#include <superio/winbond/w83627hf/w83627hf.h> #include <superio/winbond/w83627hf/w83627hf.h>

1
src/mainboard/amd/bimini_fam10/romstage.c
View File

@ -25,7 +25,6 @@
#include <console/console.h> #include <console/console.h>
#include <timestamp.h> #include <timestamp.h>
#include <cpu/amd/model_10xxx_rev.h> #include <cpu/amd/model_10xxx_rev.h>
#include <commonlib/loglevel.h>
#include <cpu/x86/bist.h> #include <cpu/x86/bist.h>
#include <cpu/amd/msr.h> #include <cpu/amd/msr.h>
#include <cpu/amd/mtrr.h> #include <cpu/amd/mtrr.h>

1
src/mainboard/amd/db-ft3b-lc/romstage.c
View File

@ -20,7 +20,6 @@
#include <arch/cpu.h> #include <arch/cpu.h>
#include <cpu/x86/lapic.h> #include <cpu/x86/lapic.h>
#include <console/console.h> #include <console/console.h>
#include <commonlib/loglevel.h>
#include <cpu/amd/car.h> #include <cpu/amd/car.h>
#include <northbridge/amd/agesa/state_machine.h> #include <northbridge/amd/agesa/state_machine.h>
#include <northbridge/amd/pi/agesawrapper.h> #include <northbridge/amd/pi/agesawrapper.h>

1
src/mainboard/amd/lamar/romstage.c
View File

@ -20,7 +20,6 @@
#include <arch/cpu.h> #include <arch/cpu.h>
#include <cpu/x86/lapic.h> #include <cpu/x86/lapic.h>
#include <console/console.h> #include <console/console.h>
#include <commonlib/loglevel.h>
#include <cpu/amd/car.h> #include <cpu/amd/car.h>
#include <northbridge/amd/agesa/state_machine.h> #include <northbridge/amd/agesa/state_machine.h>
#include <northbridge/amd/pi/agesawrapper.h> #include <northbridge/amd/pi/agesawrapper.h>

1
src/mainboard/amd/mahogany_fam10/romstage.c
View File

@ -25,7 +25,6 @@
#include <console/console.h> #include <console/console.h>
#include <timestamp.h> #include <timestamp.h>
#include <cpu/amd/model_10xxx_rev.h> #include <cpu/amd/model_10xxx_rev.h>
#include <commonlib/loglevel.h>
#include <cpu/x86/bist.h> #include <cpu/x86/bist.h>
#include <superio/ite/common/ite.h> #include <superio/ite/common/ite.h>
#include <superio/ite/it8718f/it8718f.h> #include <superio/ite/it8718f/it8718f.h>

1
src/mainboard/amd/olivehill/romstage.c
View File

@ -18,7 +18,6 @@
#include <device/pci_def.h> #include <device/pci_def.h>
#include <arch/io.h> #include <arch/io.h>
#include <device/pci_ops.h> #include <device/pci_ops.h>
#include <commonlib/loglevel.h>
#include <northbridge/amd/agesa/state_machine.h> #include <northbridge/amd/agesa/state_machine.h>
#include <southbridge/amd/agesa/hudson/hudson.h> #include <southbridge/amd/agesa/hudson/hudson.h>

1
src/mainboard/amd/olivehillplus/romstage.c
View File

@ -20,7 +20,6 @@
#include <arch/cpu.h> #include <arch/cpu.h>
#include <cpu/x86/lapic.h> #include <cpu/x86/lapic.h>
#include <console/console.h> #include <console/console.h>
#include <commonlib/loglevel.h>
#include <cpu/amd/car.h> #include <cpu/amd/car.h>
#include <northbridge/amd/agesa/state_machine.h> #include <northbridge/amd/agesa/state_machine.h>
#include <northbridge/amd/pi/agesawrapper.h> #include <northbridge/amd/pi/agesawrapper.h>

1
src/mainboard/amd/serengeti_cheetah_fam10/romstage.c
View File

@ -25,7 +25,6 @@
#include <timestamp.h> #include <timestamp.h>
#include <cpu/amd/model_10xxx_rev.h> #include <cpu/amd/model_10xxx_rev.h>
#include <spd.h> #include <spd.h>
#include <commonlib/loglevel.h>
#include <cpu/x86/bist.h> #include <cpu/x86/bist.h>
#include <cpu/amd/car.h> #include <cpu/amd/car.h>
#include <cpu/amd/msr.h> #include <cpu/amd/msr.h>

1
src/mainboard/amd/thatcher/romstage.c
View File

@ -18,7 +18,6 @@
#include <device/pci_def.h> #include <device/pci_def.h>
#include <arch/io.h> #include <arch/io.h>
#include <device/pci_ops.h> #include <device/pci_ops.h>
#include <commonlib/loglevel.h>
#include <northbridge/amd/agesa/state_machine.h> #include <northbridge/amd/agesa/state_machine.h>
#include <southbridge/amd/agesa/hudson/hudson.h> #include <southbridge/amd/agesa/hudson/hudson.h>

1
src/mainboard/amd/tilapia_fam10/romstage.c
View File

@ -23,7 +23,6 @@
#include <console/console.h> #include <console/console.h>
#include <timestamp.h> #include <timestamp.h>
#include <cpu/amd/model_10xxx_rev.h> #include <cpu/amd/model_10xxx_rev.h>
#include <commonlib/loglevel.h>
#include <cpu/x86/bist.h> #include <cpu/x86/bist.h>
#include <superio/ite/common/ite.h> #include <superio/ite/common/ite.h>
#include <superio/ite/it8718f/it8718f.h> #include <superio/ite/it8718f/it8718f.h>

1
src/mainboard/asrock/imb-a180/romstage.c
View File

@ -18,7 +18,6 @@
#include <device/pci_def.h> #include <device/pci_def.h>
#include <arch/io.h> #include <arch/io.h>
#include <device/pci_ops.h> #include <device/pci_ops.h>
#include <commonlib/loglevel.h>
#include <northbridge/amd/agesa/state_machine.h> #include <northbridge/amd/agesa/state_machine.h>
#include <southbridge/amd/agesa/hudson/hudson.h> #include <southbridge/amd/agesa/hudson/hudson.h>

1
src/mainboard/asus/am1i-a/romstage.c
View File

@ -18,7 +18,6 @@
#include <arch/io.h> #include <arch/io.h>
#include <device/pnp_ops.h> #include <device/pnp_ops.h>
#include <device/pci_ops.h> #include <device/pci_ops.h>
#include <commonlib/loglevel.h>
#include <northbridge/amd/agesa/state_machine.h> #include <northbridge/amd/agesa/state_machine.h>
#include <southbridge/amd/common/amd_defs.h> #include <southbridge/amd/common/amd_defs.h>
#include <southbridge/amd/agesa/hudson/hudson.h> #include <southbridge/amd/agesa/hudson/hudson.h>

1
src/mainboard/asus/m4a78-em/romstage.c
View File

@ -25,7 +25,6 @@
#include <console/console.h> #include <console/console.h>
#include <timestamp.h> #include <timestamp.h>
#include <cpu/amd/model_10xxx_rev.h> #include <cpu/amd/model_10xxx_rev.h>
#include <commonlib/loglevel.h>
#include <cpu/x86/bist.h> #include <cpu/x86/bist.h>
#include <superio/ite/common/ite.h> #include <superio/ite/common/ite.h>
#include <superio/ite/it8712f/it8712f.h> #include <superio/ite/it8712f/it8712f.h>

1
src/mainboard/asus/m4a785-m/romstage.c
View File

@ -25,7 +25,6 @@
#include <console/console.h> #include <console/console.h>
#include <timestamp.h> #include <timestamp.h>
#include <cpu/amd/model_10xxx_rev.h> #include <cpu/amd/model_10xxx_rev.h>
#include <commonlib/loglevel.h>
#include <cpu/x86/bist.h> #include <cpu/x86/bist.h>
#include <superio/ite/common/ite.h> #include <superio/ite/common/ite.h>
#include <superio/ite/it8712f/it8712f.h> #include <superio/ite/it8712f/it8712f.h>

1
src/mainboard/asus/m5a88-v/romstage.c
View File

@ -26,7 +26,6 @@
#include <console/console.h> #include <console/console.h>
#include <timestamp.h> #include <timestamp.h>
#include <cpu/amd/model_10xxx_rev.h> #include <cpu/amd/model_10xxx_rev.h>
#include <commonlib/loglevel.h>
#include <cpu/x86/bist.h> #include <cpu/x86/bist.h>
#include <superio/ite/common/ite.h> #include <superio/ite/common/ite.h>
#include <superio/ite/it8721f/it8721f.h> #include <superio/ite/it8721f/it8721f.h>

1
src/mainboard/avalue/eax-785e/romstage.c
View File

@ -24,7 +24,6 @@
#include <console/console.h> #include <console/console.h>
#include <timestamp.h> #include <timestamp.h>
#include <cpu/amd/model_10xxx_rev.h> #include <cpu/amd/model_10xxx_rev.h>
#include <commonlib/loglevel.h>
#include <cpu/x86/bist.h> #include <cpu/x86/bist.h>
#include <superio/winbond/common/winbond.h> #include <superio/winbond/common/winbond.h>
#include <superio/winbond/w83627hf/w83627hf.h> #include <superio/winbond/w83627hf/w83627hf.h>

1
src/mainboard/bap/ode_e21XX/romstage.c
View File

@ -20,7 +20,6 @@
#include <arch/cpu.h> #include <arch/cpu.h>
#include <cpu/x86/lapic.h> #include <cpu/x86/lapic.h>
#include <console/console.h> #include <console/console.h>
#include <commonlib/loglevel.h>
#include <cpu/amd/car.h> #include <cpu/amd/car.h>
#include <northbridge/amd/agesa/state_machine.h> #include <northbridge/amd/agesa/state_machine.h>
#include <northbridge/amd/pi/agesawrapper.h> #include <northbridge/amd/pi/agesawrapper.h>

1
src/mainboard/biostar/a68n_5200/romstage.c
View File

@ -20,7 +20,6 @@
#include <device/pci_def.h> #include <device/pci_def.h>
#include <arch/io.h> #include <arch/io.h>
#include <device/pci_ops.h> #include <device/pci_ops.h>
#include <commonlib/loglevel.h>
#include <northbridge/amd/agesa/state_machine.h> #include <northbridge/amd/agesa/state_machine.h>
#include <southbridge/amd/agesa/hudson/hudson.h> #include <southbridge/amd/agesa/hudson/hudson.h>
#include <superio/ite/common/ite.h> #include <superio/ite/common/ite.h>

1
src/mainboard/biostar/am1ml/romstage.c
View File

@ -18,7 +18,6 @@
#include <device/pnp_ops.h> #include <device/pnp_ops.h>
#include <device/pci_ops.h> #include <device/pci_ops.h>
#include <console/console.h> #include <console/console.h>
#include <commonlib/loglevel.h>
#include <northbridge/amd/agesa/state_machine.h> #include <northbridge/amd/agesa/state_machine.h>
#include <southbridge/amd/common/amd_defs.h> #include <southbridge/amd/common/amd_defs.h>
#include <southbridge/amd/agesa/hudson/hudson.h> #include <southbridge/amd/agesa/hudson/hudson.h>

1
src/mainboard/gigabyte/ma785gm/romstage.c
View File

@ -25,7 +25,6 @@
#include <console/console.h> #include <console/console.h>
#include <timestamp.h> #include <timestamp.h>
#include <cpu/amd/model_10xxx_rev.h> #include <cpu/amd/model_10xxx_rev.h>
#include <commonlib/loglevel.h>
#include <cpu/x86/bist.h> #include <cpu/x86/bist.h>
#include <superio/ite/common/ite.h> #include <superio/ite/common/ite.h>
#include <superio/ite/it8718f/it8718f.h> #include <superio/ite/it8718f/it8718f.h>

1
src/mainboard/gigabyte/ma785gmt/romstage.c
View File

@ -25,7 +25,6 @@
#include <console/console.h> #include <console/console.h>
#include <timestamp.h> #include <timestamp.h>
#include <cpu/amd/model_10xxx_rev.h> #include <cpu/amd/model_10xxx_rev.h>
#include <commonlib/loglevel.h>
#include <cpu/x86/bist.h> #include <cpu/x86/bist.h>
#include <superio/ite/common/ite.h> #include <superio/ite/common/ite.h>
#include <superio/ite/it8718f/it8718f.h> #include <superio/ite/it8718f/it8718f.h>

1
src/mainboard/gigabyte/ma78gm/romstage.c
View File

@ -25,7 +25,6 @@
#include <console/console.h> #include <console/console.h>
#include <timestamp.h> #include <timestamp.h>
#include <cpu/amd/model_10xxx_rev.h> #include <cpu/amd/model_10xxx_rev.h>
#include <commonlib/loglevel.h>
#include <cpu/x86/bist.h> #include <cpu/x86/bist.h>
#include <superio/ite/common/ite.h> #include <superio/ite/common/ite.h>
#include <superio/ite/it8718f/it8718f.h> #include <superio/ite/it8718f/it8718f.h>

1
src/mainboard/iei/kino-780am2-fam10/romstage.c
View File

@ -25,7 +25,6 @@
#include <console/console.h> #include <console/console.h>
#include <timestamp.h> #include <timestamp.h>
#include <cpu/amd/model_10xxx_rev.h> #include <cpu/amd/model_10xxx_rev.h>
#include <commonlib/loglevel.h>
#include <cpu/x86/bist.h> #include <cpu/x86/bist.h>
#include <superio/fintek/common/fintek.h> #include <superio/fintek/common/fintek.h>
#include <superio/fintek/f71859/f71859.h> #include <superio/fintek/f71859/f71859.h>

1
src/mainboard/jetway/pa78vm5/romstage.c
View File

@ -26,7 +26,6 @@
#include <console/console.h> #include <console/console.h>
#include <timestamp.h> #include <timestamp.h>
#include <cpu/amd/model_10xxx_rev.h> #include <cpu/amd/model_10xxx_rev.h>
#include <commonlib/loglevel.h>
#include <cpu/x86/bist.h> #include <cpu/x86/bist.h>
#include <superio/fintek/common/fintek.h> #include <superio/fintek/common/fintek.h>
#include <superio/fintek/f71863fg/f71863fg.h> #include <superio/fintek/f71863fg/f71863fg.h>

1
src/mainboard/pcengines/apu2/romstage.c
View File

@ -22,7 +22,6 @@
#include <arch/cpu.h> #include <arch/cpu.h>
#include <cpu/x86/lapic.h> #include <cpu/x86/lapic.h>
#include <console/console.h> #include <console/console.h>
#include <commonlib/loglevel.h>
#include <timestamp.h> #include <timestamp.h>
#include <cpu/amd/car.h> #include <cpu/amd/car.h>
#include <northbridge/amd/agesa/state_machine.h> #include <northbridge/amd/agesa/state_machine.h>

1
src/mainboard/supermicro/h8scm_fam10/romstage.c
View File

@ -25,7 +25,6 @@
#include <console/console.h> #include <console/console.h>
#include <timestamp.h> #include <timestamp.h>
#include <cpu/amd/model_10xxx_rev.h> #include <cpu/amd/model_10xxx_rev.h>
#include <commonlib/loglevel.h>
#include <cpu/x86/bist.h> #include <cpu/x86/bist.h>
#include <cpu/amd/msr.h> #include <cpu/amd/msr.h>
#include <cpu/amd/mtrr.h> #include <cpu/amd/mtrr.h>

1
src/southbridge/amd/cimx/sb900/early.c
View File

@ -22,7 +22,6 @@
#include "SbPlatform.h" #include "SbPlatform.h"
#include "sb_cimx.h" #include "sb_cimx.h"
#include <console/console.h> #include <console/console.h>
#include <commonlib/loglevel.h>
#include "smbus.h" #include "smbus.h"