mb/google/dedede/var/corori: Configure GPIO settings

Updated the GPIO pins based on the latest schematic.

BUG=b:196867404
BRANCH=keeby
TEST=FW_NAME=corori emerge-keeby coreboot

Signed-off-by: Ian Feng <ian_feng@compal.corp-partner.google.com>
Change-Id: I683a7da4fcb2e4e0efdb3547b1de15796c6b55e7
Reviewed-on: https://review.coreboot.org/c/coreboot/+/57001
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Shou-Chieh Hsu <shouchieh@google.com>
Reviewed-by: Karthik Ramasubramanian <kramasub@google.com>
This commit is contained in:
Ian Feng 2021-08-17 18:26:47 +08:00 committed by Felix Held
parent 20b2d8a52c
commit be2858e22e
2 changed files with 76 additions and 0 deletions

View File

@ -0,0 +1,3 @@
## SPDX-License-Identifier: GPL-2.0-or-later
ramstage-y += gpio.c

View File

@ -0,0 +1,73 @@
/* SPDX-License-Identifier: GPL-2.0-or-later */
#include <baseboard/gpio.h>
#include <baseboard/variants.h>
/* Pad configuration in ramstage */
static const struct pad_config override_gpio_table[] = {
/* A11 : TOUCH_RPT_EN ==> NC */
PAD_NC(GPP_A11, NONE),
/* B4 : H1_PCH_INT_ODL ==> TPM_AP_INT_ODL */
/* C12 : AP_PEN_DET_ODL ==> NC */
PAD_NC(GPP_C12, UP_20K),
/* C18 : AP_I2C_EMR_SDA */
PAD_NC(GPP_C18, NONE),
/* C19 : AP_I2C_EMR_SCL */
PAD_NC(GPP_C19, NONE),
/* C22 : UART2_RTS_N ==> NC */
PAD_NC(GPP_C22, UP_20K),
/* D4 : TOUCH_INT_ODL ==> NC */
PAD_NC(GPP_D4, NONE),
/* D5 : TOUCH_RESET_L ==> NC */
PAD_NC(GPP_D5, NONE),
/* D6 : EN_PP3300_TOUCH_S0 ==> NC */
PAD_NC(GPP_D6, NONE),
/* D12 : WCAM_RST_L ==> NC */
PAD_NC(GPP_D12, NONE),
/* D14 : EN_PP1200_CAMERA ==> NC */
PAD_NC(GPP_D14, NONE),
/* D15 : UCAM_RST_L ==> NC */
PAD_NC(GPP_D15, NONE),
/* D19 : WWAN_WLAN_COEX1 ==> NC */
PAD_NC(GPP_D19, NONE),
/* D20 : WWAN_WLAN_COEX2 ==> NC */
PAD_NC(GPP_D20, NONE),
/* D21 : WWAN_WLAN_COEX3 ==> NC */
PAD_NC(GPP_D21, NONE),
/* E0 : CLK_24M_UCAM ==> NC */
PAD_NC(GPP_E0, NONE),
/* E2 : CLK_24M_WCAM ==> NC */
PAD_NC(GPP_E2, NONE),
/* H1 : EN_PP3300_SD_U ==> NC */
PAD_NC(GPP_H1, NONE),
/* H4 : AP_I2C_TS_SDA ==> NC */
PAD_NC(GPP_H4, NONE),
/* H5 : AP_I2C_TS_SCL ==> NC */
PAD_NC(GPP_H5, NONE),
/* H6 : AP_I2C_CAM_SDA ==> NC */
PAD_NC(GPP_H6, NONE),
/* H7 : AP_I2C_CAM_SCL ==> NC */
PAD_NC(GPP_H7, NONE),
/* G0 : SD_CMD ==> NC */
PAD_NC(GPP_G0, NONE),
/* G1 : SD_DATA0 ==> NC */
PAD_NC(GPP_G1, NONE),
/* G2 : SD_DATA1 ==> NC */
PAD_NC(GPP_G2, NONE),
/* G3 : SD_DATA2 ==> NC */
PAD_NC(GPP_G3, NONE),
/* G4 : SD_DATA3 ==> NC */
PAD_NC(GPP_G4, NONE),
/* G5 : SD_CD_ODL ==> NC */
PAD_NC(GPP_G5, UP_20K),
/* G6 : SD_CLK ==> NC */
PAD_NC(GPP_G6, NONE),
/* G7 : SD_SDIO_WP ==> NC */
PAD_NC(GPP_G7, NONE),
};
const struct pad_config *variant_override_gpio_table(size_t *num)
{
*num = ARRAY_SIZE(override_gpio_table);
return override_gpio_table;
}