boards: remove VBOOT_(REFCODE|RAMSTAGE|ROMSTAGE)_INDEX

These options will need to just be selected in within
the .config files. There's not need in duplicating all
these options.

Change-Id: I7b670bc59a3b35e39eee4faecaf4aa779d47a3bb
Signed-off-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-on: http://review.coreboot.org/9959
Tested-by: build bot (Jenkins)
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
This commit is contained in:
Aaron Durbin 2015-04-22 10:48:01 -05:00 committed by Patrick Georgi
parent 1124cec59a
commit be3e0a04b5
21 changed files with 0 additions and 123 deletions

View File

@ -21,10 +21,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select INTEL_INT15 select INTEL_INT15
select CHROMEOS_VBNV_CMOS select CHROMEOS_VBNV_CMOS
config VBOOT_RAMSTAGE_INDEX
hex
default 0x2
config MAINBOARD_DIR config MAINBOARD_DIR
string string
default google/bolt default google/bolt

View File

@ -44,10 +44,6 @@ config MAINBOARD_VENDOR
string string
default "Google" default "Google"
config VBOOT_RAMSTAGE_INDEX
hex
default 0x3
config BOOT_MEDIA_SPI_BUS config BOOT_MEDIA_SPI_BUS
int int
default 2 default 2

View File

@ -24,10 +24,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select INTEL_INT15 select INTEL_INT15
select CHROMEOS_VBNV_CMOS select CHROMEOS_VBNV_CMOS
config VBOOT_RAMSTAGE_INDEX
hex
default 0x2
config MAINBOARD_DIR config MAINBOARD_DIR
string string
default google/falco default google/falco

View File

@ -81,10 +81,6 @@ config EC_GOOGLE_CHROMEEC_SPI_BUS
hex hex
default 1 default 1
config VBOOT_RAMSTAGE_INDEX
hex
default 0x2
config FLASHMAP_OFFSET config FLASHMAP_OFFSET
hex hex
default 0x00100000 default 0x00100000

View File

@ -82,10 +82,6 @@ config EC_GOOGLE_CHROMEEC_SPI_BUS
hex hex
default 1 default 1
config VBOOT_RAMSTAGE_INDEX
hex
default 0x2
config FLASHMAP_OFFSET config FLASHMAP_OFFSET
hex hex
default 0x00100000 default 0x00100000

View File

@ -83,10 +83,6 @@ config EC_GOOGLE_CHROMEEC_SPI_BUS
hex hex
default 1 default 1
config VBOOT_RAMSTAGE_INDEX
hex
default 0x3
config FLASHMAP_OFFSET config FLASHMAP_OFFSET
hex hex
default 0x00100000 default 0x00100000

View File

@ -21,10 +21,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select PHYSICAL_REC_SWITCH select PHYSICAL_REC_SWITCH
select CHROMEOS_VBNV_CMOS select CHROMEOS_VBNV_CMOS
config VBOOT_RAMSTAGE_INDEX
hex
default 0x1
config MAINBOARD_DIR config MAINBOARD_DIR
string string
default google/panther default google/panther

View File

@ -26,10 +26,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select INTEL_INT15 select INTEL_INT15
select CHROMEOS_VBNV_CMOS select CHROMEOS_VBNV_CMOS
config VBOOT_RAMSTAGE_INDEX
hex
default 0x2
config MAINBOARD_DIR config MAINBOARD_DIR
string string
default google/peppy default google/peppy

View File

@ -15,14 +15,6 @@ config BOARD_SPECIFIC_OPTIONS
select ALWAYS_LOAD_OPROM select ALWAYS_LOAD_OPROM
select CHROMEOS_VBNV_CMOS select CHROMEOS_VBNV_CMOS
config VBOOT_RAMSTAGE_INDEX
hex
default 0x2
config VBOOT_REFCODE_INDEX
hex
default 0x3
config MAINBOARD_DIR config MAINBOARD_DIR
string string
default google/rambi default google/rambi

View File

@ -82,13 +82,6 @@ config BOOT_MEDIA_SPI_CHIP_SELECT
help help
Which chip select to use for boot media. Which chip select to use for boot media.
# For rush, we are using vboot2. Thus, index for stages:
# VBOOT_ROMSTAGE_INDEX -> Use default value of 0x2
# VBOOT_RAMSTAGE_INDEX -> Use 0x3
config VBOOT_RAMSTAGE_INDEX
hex
default 0x3
config DRIVER_TPM_I2C_BUS config DRIVER_TPM_I2C_BUS
hex hex
default 0x2 default 0x2

View File

@ -79,13 +79,6 @@ config BOOT_MEDIA_SPI_CHIP_SELECT
help help
Which chip select to use for boot media. Which chip select to use for boot media.
# For ryu, we are using vboot2. Thus, index for stages:
# VBOOT_ROMSTAGE_INDEX -> Use default value of 0x2
# VBOOT_RAMSTAGE_INDEX -> Use 0x3
config VBOOT_RAMSTAGE_INDEX
hex
default 0x3
config DRIVER_TPM_I2C_BUS config DRIVER_TPM_I2C_BUS
hex hex
default 0x2 default 0x2

View File

@ -21,14 +21,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select INTEL_INT15 select INTEL_INT15
select CHROMEOS_VBNV_CMOS select CHROMEOS_VBNV_CMOS
config VBOOT_RAMSTAGE_INDEX
hex
default 0x3
config VBOOT_REFCODE_INDEX
hex
default 0x4
config MAINBOARD_DIR config MAINBOARD_DIR
string string
default google/samus default google/samus

View File

@ -23,10 +23,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select INTEL_INT15 select INTEL_INT15
select CHROMEOS_VBNV_CMOS select CHROMEOS_VBNV_CMOS
config VBOOT_RAMSTAGE_INDEX
hex
default 0x2
config MAINBOARD_DIR config MAINBOARD_DIR
string string
default google/slippy default google/slippy

View File

@ -49,17 +49,6 @@ config MAINBOARD_VENDOR
string string
default "Google" default "Google"
# The 'ecrwhash' is removed from FMAP on Brain, since we don't have EC.
# As a result, we have to hack RAMSTAGE and ROMSTAGE index until there are
# better approaches for vboot2 to find right index.
config VBOOT_RAMSTAGE_INDEX
hex
default 0x2
config VBOOT_ROMSTAGE_INDEX
hex
default 0x1
config BOOT_MEDIA_SPI_BUS config BOOT_MEDIA_SPI_BUS
int int
default 2 default 2

View File

@ -49,17 +49,6 @@ config MAINBOARD_VENDOR
string string
default "Google" default "Google"
# The 'ecrwhash' is removed from FMAP on Danger, since we don't have EC.
# As a result, we have to hack RAMSTAGE and ROMSTAGE index until there are
# better approaches for vboot2 to find right index.
config VBOOT_RAMSTAGE_INDEX
hex
default 0x2
config VBOOT_ROMSTAGE_INDEX
hex
default 0x1
config BOOT_MEDIA_SPI_BUS config BOOT_MEDIA_SPI_BUS
int int
default 2 default 2

View File

@ -60,10 +60,6 @@ config EC_GOOGLE_CHROMEEC_SPI_WAKEUP_DELAY_US
int int
default 100 default 100
config VBOOT_RAMSTAGE_INDEX
hex
default 0x3
config BOOT_MEDIA_SPI_BUS config BOOT_MEDIA_SPI_BUS
int int
default 2 default 2

View File

@ -60,10 +60,6 @@ config EC_GOOGLE_CHROMEEC_SPI_WAKEUP_DELAY_US
int int
default 100 default 100
config VBOOT_RAMSTAGE_INDEX
hex
default 0x3
config BOOT_MEDIA_SPI_BUS config BOOT_MEDIA_SPI_BUS
int int
default 2 default 2

View File

@ -60,10 +60,6 @@ config EC_GOOGLE_CHROMEEC_SPI_WAKEUP_DELAY_US
int int
default 100 default 100
config VBOOT_RAMSTAGE_INDEX
hex
default 0x3
config BOOT_MEDIA_SPI_BUS config BOOT_MEDIA_SPI_BUS
int int
default 2 default 2

View File

@ -48,17 +48,6 @@ config MAINBOARD_VENDOR
string string
default "Google" default "Google"
# The 'ecrwhash' is removed from FMAP on Rialto, since we don't have EC.
# As a result, we have to hack RAMSTAGE and ROMSTAGE index until there are
# better approaches for vboot2 to find right index.
config VBOOT_RAMSTAGE_INDEX
hex
default 0x2
config VBOOT_ROMSTAGE_INDEX
hex
default 0x1
config BOOT_MEDIA_SPI_BUS config BOOT_MEDIA_SPI_BUS
int int
default 2 default 2

View File

@ -60,10 +60,6 @@ config EC_GOOGLE_CHROMEEC_SPI_WAKEUP_DELAY_US
int int
default 100 default 100
config VBOOT_RAMSTAGE_INDEX
hex
default 0x3
config BOOT_MEDIA_SPI_BUS config BOOT_MEDIA_SPI_BUS
int int
default 2 default 2

View File

@ -16,14 +16,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select CHROMEOS_RAMOOPS_DYNAMIC select CHROMEOS_RAMOOPS_DYNAMIC
select CHROMEOS_VBNV_CMOS select CHROMEOS_VBNV_CMOS
config VBOOT_RAMSTAGE_INDEX
hex
default 0x1
config VBOOT_REFCODE_INDEX
hex
default 0x2
config MAINBOARD_DIR config MAINBOARD_DIR
string string
default intel/wtm2 default intel/wtm2