Documentation: Fix spelling of "QEMU"

Fix spelling and use the one from their website qemu.org.

Change-Id: I36a88985ce3a7c59b732c1ca3198d86a591de6bd
Signed-off-by: Felix Singer <felixsinger@posteo.net>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/62450
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
This commit is contained in:
Felix Singer 2022-03-01 02:07:34 +01:00
parent d4b75e61ff
commit befe74a137
2 changed files with 7 additions and 7 deletions

View File

@ -1,8 +1,8 @@
# Qemu RISC-V emulator # QEMU RISC-V emulator
## Building coreboot and running it in Qemu ## Building coreboot and running it in QEMU
- Configure coreboot and run `make` as usual - Configure coreboot and run `make` as usual
- Run `util/riscv/make-spike-elf.sh build/coreboot.rom build/coreboot.elf` to - Run `util/riscv/make-spike-elf.sh build/coreboot.rom build/coreboot.elf` to
convert coreboot to an ELF that Qemu can load convert coreboot to an ELF that QEMU can load
- Run `qemu-system-riscv64 -M virt -m 1024M -nographic -kernel build/coreboot.elf` - Run `qemu-system-riscv64 -M virt -m 1024M -nographic -kernel build/coreboot.elf`

View File

@ -48,10 +48,10 @@ This section contains documentation about coreboot on specific mainboards.
The boards in this section are not real mainboards, but emulators. The boards in this section are not real mainboards, but emulators.
- [Spike RISC-V emulator](emulation/spike-riscv.md) - [Spike RISC-V emulator](emulation/spike-riscv.md)
- [Qemu RISC-V emulator](emulation/qemu-riscv.md) - [QEMU RISC-V emulator](emulation/qemu-riscv.md)
- [Qemu AArch64 emulator](emulation/qemu-aarch64.md) - [QEMU AArch64 emulator](emulation/qemu-aarch64.md)
- [Qemu x86 Q35](emulation/qemu-q35.md) - [QEMU x86 Q35](emulation/qemu-q35.md)
- [Qemu x86 PC](emulation/qemu-i440fx.md) - [QEMU x86 PC](emulation/qemu-i440fx.md)
## Facebook ## Facebook