GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

southbridge/amd/amd8111: transition away from device_t 

Replace the use of the old device_t definition inside
southbridge/amd/amd8111.

Change-Id: I76cdc32171b7ce819b53c534b3a5e57e9dd5f3dd
Signed-off-by: Antonello Dettori <dev@dettori.io>
Reviewed-on: https://review.coreboot.org/16473
Tested-by: build bot (Jenkins)
Reviewed-by: Martin Roth <martinroth@google.com>
This commit is contained in:
Antonello Dettori 2016-09-03 10:45:33 +02:00 committed by Martin Roth
parent b0a60e5b21
commit bf4224c723
3 changed files with 7 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/southbridge/amd/amd8111/amd8111.h
View File

@ -3,7 +3,9 @@
#include "chip.h" #include "chip.h"
#ifndef __SIMPLE_DEVICE__
void amd8111_enable(device_t dev); void amd8111_enable(device_t dev);
#endif
#ifdef __PRE_RAM__ #ifdef __PRE_RAM__
void enable_fid_change_on_sb(unsigned sbbusn, unsigned sbdn); void enable_fid_change_on_sb(unsigned sbbusn, unsigned sbdn);

8
src/southbridge/amd/amd8111/early_ctrl.c
View File

@ -4,7 +4,7 @@
/* by yhlu 2005.10 */ /* by yhlu 2005.10 */
static unsigned get_sbdn(unsigned bus) static unsigned get_sbdn(unsigned bus)
{ {
device_t dev; pci_devfn_t dev;
/* Find the device. /* Find the device.
* There can only be one 8111 on a hypertransport chain/bus. * There can only be one 8111 on a hypertransport chain/bus.
@ -19,7 +19,7 @@ static unsigned get_sbdn(unsigned bus)
static void enable_cf9_x(unsigned sbbusn, unsigned sbdn) static void enable_cf9_x(unsigned sbbusn, unsigned sbdn)
{ {
device_t dev; pci_devfn_t dev;
uint8_t byte; uint8_t byte;
dev = PCI_DEV(sbbusn, sbdn+1, 3); //ACPI dev = PCI_DEV(sbbusn, sbdn+1, 3); //ACPI
@ -48,7 +48,7 @@ void hard_reset(void)
void enable_fid_change_on_sb(unsigned sbbusn, unsigned sbdn) void enable_fid_change_on_sb(unsigned sbbusn, unsigned sbdn)
{ {
device_t dev; pci_devfn_t dev;
dev = PCI_DEV(sbbusn, sbdn+1, 3); // ACPI dev = PCI_DEV(sbbusn, sbdn+1, 3); // ACPI
@ -61,7 +61,7 @@ void enable_fid_change_on_sb(unsigned sbbusn, unsigned sbdn)
static void soft_reset_x(unsigned sbbusn, unsigned sbdn) static void soft_reset_x(unsigned sbbusn, unsigned sbdn)
{ {
device_t dev; pci_devfn_t dev;
dev = PCI_DEV(sbbusn, sbdn+1, 0); //ISA dev = PCI_DEV(sbbusn, sbdn+1, 0); //ISA

2
src/southbridge/amd/amd8111/early_smbus.c
View File

@ -4,7 +4,7 @@
static void enable_smbus(void) static void enable_smbus(void)
{ {
device_t dev; pci_devfn_t dev;
uint8_t enable; uint8_t enable;
dev = pci_locate_device(PCI_ID(0x1022, 0x746b), 0); dev = pci_locate_device(PCI_ID(0x1022, 0x746b), 0);