Drop redundant select CACHE_AS_RAM

The few remaining boards without CAR override this with
select ROMCC.

Change-Id: Ifd5223e67f6a2dadb47846bdaab40b1be763cf69
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: http://review.coreboot.org/6172
Tested-by: build bot (Jenkins)
Reviewed-by: Edward O'Callaghan <eocallaghan@alterapraxis.com>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-by: Patrick Georgi <patrick@georgi-clan.de>
This commit is contained in:
Kyösti Mälkki 2014-07-03 12:11:05 +03:00
parent 8aeab56b10
commit c06af9eb8b
28 changed files with 0 additions and 28 deletions

View File

@ -27,7 +27,6 @@ if CPU_AMD_GEODE_GX2
config CPU_SPECIFIC_OPTIONS
def_bool y
select CACHE_AS_RAM
config DCACHE_RAM_BASE
hex

View File

@ -8,7 +8,6 @@ if CPU_AMD_GEODE_LX
config CPU_SPECIFIC_OPTIONS
def_bool y
select CACHE_AS_RAM
select TSC_MONOTONIC_TIMER
config DCACHE_RAM_BASE

View File

@ -6,7 +6,6 @@ if CPU_AMD_SOCKET_754
config SOCKET_SPECIFIC_OPTIONS
def_bool y
select CPU_AMD_MODEL_FXX
select CACHE_AS_RAM
select X86_AMD_FIXED_MTRRS
config CPU_ADDR_BITS

View File

@ -1,6 +1,5 @@
config CPU_AMD_SOCKET_939
bool
select CPU_AMD_MODEL_FXX
select CACHE_AS_RAM
select X86_AMD_FIXED_MTRRS

View File

@ -7,7 +7,6 @@ config SOCKET_SPECIFIC_OPTIONS
def_bool y
select K8_HT_FREQ_1G_SUPPORT
select CPU_AMD_MODEL_FXX
select CACHE_AS_RAM
select X86_AMD_FIXED_MTRRS
config CPU_ADDR_BITS

View File

@ -4,7 +4,6 @@ config CPU_AMD_SOCKET_AM2
# Opteron K8 1G HT support
select K8_HT_FREQ_1G_SUPPORT
select CPU_AMD_MODEL_FXX
select CACHE_AS_RAM
select X86_AMD_FIXED_MTRRS
config CPU_SOCKET_TYPE

View File

@ -3,7 +3,6 @@ config CPU_AMD_SOCKET_AM2R2
select CPU_AMD_MODEL_10XXX
select HT3_SUPPORT
select PCI_IO_CFG_EXT
select CACHE_AS_RAM
select X86_AMD_FIXED_MTRRS
if CPU_AMD_SOCKET_AM2R2

View File

@ -3,7 +3,6 @@ config CPU_AMD_SOCKET_AM3
select CPU_AMD_MODEL_10XXX
select HT3_SUPPORT
select PCI_IO_CFG_EXT
select CACHE_AS_RAM
select X86_AMD_FIXED_MTRRS
if CPU_AMD_SOCKET_AM3

View File

@ -3,7 +3,6 @@ config CPU_AMD_SOCKET_ASB2
select CPU_AMD_MODEL_10XXX
select HT3_SUPPORT
select PCI_IO_CFG_EXT
select CACHE_AS_RAM
select X86_AMD_FIXED_MTRRS
if CPU_AMD_SOCKET_ASB2

View File

@ -3,7 +3,6 @@ config CPU_AMD_SOCKET_C32_NON_AGESA
select CPU_AMD_MODEL_10XXX
select HT3_SUPPORT
select PCI_IO_CFG_EXT
select CACHE_AS_RAM
select X86_AMD_FIXED_MTRRS
if CPU_AMD_SOCKET_C32_NON_AGESA

View File

@ -3,7 +3,6 @@ config CPU_AMD_SOCKET_F
select K8_REV_F_SUPPORT
select K8_HT_FREQ_1G_SUPPORT
select CPU_AMD_MODEL_FXX
select CACHE_AS_RAM
select X86_AMD_FIXED_MTRRS
config CPU_SOCKET_TYPE

View File

@ -2,7 +2,6 @@ config CPU_AMD_SOCKET_F_1207
bool
select CPU_AMD_MODEL_10XXX
select PCI_IO_CFG_EXT
select CACHE_AS_RAM
select X86_AMD_FIXED_MTRRS
if CPU_AMD_SOCKET_F_1207

View File

@ -8,7 +8,6 @@ config SOCKET_SPECIFIC_OPTIONS
select K8_REV_F_SUPPORT
select K8_HT_FREQ_1G_SUPPORT
select CPU_AMD_MODEL_FXX
select CACHE_AS_RAM
select X86_AMD_FIXED_MTRRS
config CPU_SOCKET_TYPE

View File

@ -24,7 +24,6 @@ if CPU_INTEL_SLOT_1
config SLOT_SPECIFIC_OPTIONS # dummy
def_bool y
select CACHE_AS_RAM
select CPU_INTEL_MODEL_65X
select CPU_INTEL_MODEL_67X
select CPU_INTEL_MODEL_68X

View File

@ -8,7 +8,6 @@ config SOCKET_SPECIFIC_OPTIONS # dummy
select CPU_INTEL_MODEL_106CX
select MMX
select SSE
select CACHE_AS_RAM
config DCACHE_RAM_BASE
hex

View File

@ -1,7 +1,6 @@
config CPU_INTEL_SOCKET_BGA956
bool
select CPU_INTEL_MODEL_1067X
select CACHE_AS_RAM
select MMX
select SSE

View File

@ -23,7 +23,6 @@ config CPU_INTEL_SOCKET_FC_PGA370
select CPU_INTEL_MODEL_68X
select MMX
select SSE
select CACHE_AS_RAM
config DCACHE_RAM_SIZE
hex

View File

@ -22,7 +22,6 @@ config CPU_INTEL_SOCKET_PGA370
select CPU_INTEL_MODEL_6XX
select MMX
select UDELAY_TSC
select CACHE_AS_RAM
if CPU_INTEL_SOCKET_PGA370

View File

@ -3,4 +3,3 @@ config CPU_INTEL_SOCKET_MFCBGA479
select CPU_INTEL_MODEL_6BX
select MMX
select SSE
select CACHE_AS_RAM

View File

@ -9,7 +9,6 @@ config SOCKET_SPECIFIC_OPTIONS # dummy
select CPU_INTEL_MODEL_6FX
select MMX
select SSE
select CACHE_AS_RAM
config DCACHE_RAM_BASE
hex

View File

@ -6,4 +6,3 @@ config CPU_INTEL_SOCKET_MPGA479M
select CPU_INTEL_MODEL_F2X
select MMX
select SSE
select CACHE_AS_RAM

View File

@ -7,7 +7,6 @@ config SOCKET_SPECIFIC_OPTIONS # dummy
def_bool y
select MMX
select SSE
select CACHE_AS_RAM
config CACHE_MRC_BIN
bool

View File

@ -7,7 +7,6 @@ config SOCKET_SPECIFIC_OPTIONS # dummy
def_bool y
select MMX
select SSE
select CACHE_AS_RAM
config CACHE_MRC_BIN
bool

View File

@ -11,7 +11,6 @@ config CPU_SPECIFIC_OPTIONS
select UDELAY_TSC
select MMX
select SSE2
select CACHE_AS_RAM
config DCACHE_RAM_BASE
hex

View File

@ -30,7 +30,6 @@ config CPU_SPECIFIC_OPTIONS
select UDELAY_TSC
select MMX
select SSE2
select CACHE_AS_RAM
select SUPPORT_CPU_UCODE_IN_CBFS
config DCACHE_RAM_BASE

View File

@ -4,7 +4,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy
def_bool y
select CPU_QEMU_X86
select SOUTHBRIDGE_INTEL_I82371EB
select CACHE_AS_RAM
select HAVE_OPTION_TABLE
select HAVE_PIRQ_TABLE
select HAVE_ACPI_TABLES

View File

@ -7,7 +7,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select IOAPIC_INTERRUPTS_ON_APIC_SERIAL_BUS
select MMCONF_SUPPORT
select MMCONF_SUPPORT_DEFAULT
select CACHE_AS_RAM
# select HAVE_OPTION_TABLE
# select HAVE_PIRQ_TABLE
select HAVE_ACPI_TABLES

View File

@ -11,7 +11,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select HAVE_MP_TABLE
select UDELAY_TSC
select HAVE_OPTION_TABLE
select CACHE_AS_RAM
select USE_WATCHDOG_ON_BOOT
select BOARD_ROMSIZE_KB_512