GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Log event for abnormal management engine status 

This will log if the ME is disabled or has an error.

1) disable ME via EC console: gpioset PCH_HDA_SDO 1
2) boot the device
3) read eventlog with "mosys eventlog list"
71 | 2012-07-13 10:10:55 | Management Engine | Disabled

Change-Id: I9f6ee452d2aea76e6a5ea2cd50a50ff36245692a
Signed-off-by: Duncan Laurie <dlaurie@chromium.org>
Reviewed-on: http://review.coreboot.org/1345
Tested-by: build bot (Jenkins)
Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
This commit is contained in:
Duncan Laurie 2012-07-13 10:11:54 -07:00 committed by Ronald G. Minnich
parent 55864eff92
commit c1c9435863
3 changed files with 11 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/include/elog.h
View File

@ -105,6 +105,9 @@ struct elog_event_data_wake {
#define ELOG_TYPE_CROS_DEVELOPER_MODE 0xa0 #define ELOG_TYPE_CROS_DEVELOPER_MODE 0xa0
#define ELOG_TYPE_CROS_RECOVERY_MODE 0xa1 #define ELOG_TYPE_CROS_RECOVERY_MODE 0xa1
/* Management Engine Events */
#define ELOG_TYPE_MANAGEMENT_ENGINE 0xa2
extern int elog_init(void); extern int elog_init(void);
extern int elog_clear(void); extern int elog_clear(void);
extern void elog_add_event_raw(u8 event_type, void *data, u8 data_size); extern void elog_add_event_raw(u8 event_type, void *data, u8 data_size);

7
src/southbridge/intel/bd82x6x/me.c
View File

@ -35,6 +35,7 @@
#include <device/pci_def.h> #include <device/pci_def.h>
#include <string.h> #include <string.h>
#include <delay.h> #include <delay.h>
#include <elog.h>
#ifdef __SMM__ #ifdef __SMM__
# include <arch/romcc_io.h> # include <arch/romcc_io.h>
@ -727,9 +728,9 @@ static void intel_me_init(device_t dev)
case ME_RECOVERY_BIOS_PATH: case ME_RECOVERY_BIOS_PATH:
case ME_DISABLE_BIOS_PATH: case ME_DISABLE_BIOS_PATH:
case ME_FIRMWARE_UPDATE_BIOS_PATH: case ME_FIRMWARE_UPDATE_BIOS_PATH:
/* #if CONFIG_ELOG
* TODO(dlaurie) Force recovery mode if ME is unhappy? elog_add_event_byte(ELOG_TYPE_MANAGEMENT_ENGINE, path);
*/ #endif
break; break;
} }
} }

7
src/southbridge/intel/bd82x6x/me_8.x.c
View File

@ -35,6 +35,7 @@
#include <device/pci_def.h> #include <device/pci_def.h>
#include <string.h> #include <string.h>
#include <delay.h> #include <delay.h>
#include <elog.h>
#ifdef __SMM__ #ifdef __SMM__
# include <arch/romcc_io.h> # include <arch/romcc_io.h>
@ -730,9 +731,9 @@ static void intel_me_init(device_t dev)
case ME_RECOVERY_BIOS_PATH: case ME_RECOVERY_BIOS_PATH:
case ME_DISABLE_BIOS_PATH: case ME_DISABLE_BIOS_PATH:
case ME_FIRMWARE_UPDATE_BIOS_PATH: case ME_FIRMWARE_UPDATE_BIOS_PATH:
/* #if CONFIG_ELOG
* TODO(dlaurie) Force recovery mode if ME is unhappy? elog_add_event_byte(ELOG_TYPE_MANAGEMENT_ENGINE, path);
*/ #endif
break; break;
} }
} }